

Boynton Power Multiplier

Task Breakdown

Dylan Shadoan	Edgar Viveros
Floorplanning and Layout Design	Finite State Machine Implementation
Report Writing	Report Writing
Verification	Verification
HSPICE and IRSIM Simulation	HDL and SPICE Debugging
Sue File Alterations	FSM Simulation