

# 1. Description

## 1.1. Project

Project Name	Demo
Board Name	custom
Generated with:	STM32CubeMX 6.2.0
Date	05/20/2021


## 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103C8Tx
MCU Package	LQFP48
MCU Pin number	48

## 1.3. Core(s) information

Core(s)	Arm Cortex-M3

## 2. Pinout Configuration




# 3. Pins Configuration

Die Neueleen	Din Name	Din Tuna	A 14 4 -	Labal
Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP48	(function after		Function(s)	
	reset)			
1	VBAT	Power		
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PD0-OSC_IN	I/O	RCC_OSC_IN	
6	PD1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
11	PA1	I/O	ADC1_IN1	
12	PA2	I/O	TIM2_CH3	
13	PA3 *	I/O	GPIO_Output	
16	PA6 *	I/O	GPIO_Output	DS18B20_Detect_1
17	PA7 *	I/O	GPIO_Output	DS18B20_Detect_2
23	VSS	Power		
24	VDD	Power		
30	PA9	I/O	USART1_TX	
31	PA10	I/O	USART1_RX	
33	PA12 *	I/O	GPIO_Output	SWITCH
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	SYS_JTCK-SWCLK	
38	PA15	I/O	TIM2_CH1	
39	PB3 *	I/O	GPIO_Output	
42	PB6	I/O	I2C1_SCL	
43	PB7	I/O	I2C1_SDA	
44	воото	Boot		
47	VSS	Power		
48	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	Demo
Project Folder	C:\Users\Leonard\Desktop\Demo
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F1 V1.8.3
Application Structure	Advanced
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_ADC1_Init	ADC1
4	MX_I2C1_Init	I2C1
5	MX_TIM2_Init	TIM2
6	MX_TIM3_Init	TIM3
7	MX_USART1_UART_Init	USART1

# 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
MCU	STM32F103C8Tx
Datasheet	DS5319_Rev17

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

	la	
Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	No Scale	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	72 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP
Clock Source Frequency	8 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	27 mA	14 µA
Duration	0.1 ms	0.9 ms
DMIPS	90.0	0.0
Ta Max	100.1	105
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	2.71 mA
Battery Life	1 month, 21 days,	Average DMIPS	61.0 DMIPS
	17 hours		

## 6.6. Chart



## 7. Peripherals and Middlewares Configuration

Disabled

# 7.1. ADC1 mode: IN1

#### 7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Continuous Conversion Mode

Mode Independent mode

ADC\_Settings:

Data Alignment Right alignment
Scan Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

Rank 1

Channel Channel 1
Sampling Time 1.5 Cycles

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

WatchDog:

Enable Analog WatchDog Mode false

7.2. I2C1 I2C: I2C

### 7.2.1. Parameter Settings:

**Master Features:** 

I2C Speed Mode Standard Mode

I2C Clock Speed (Hz) 100000

**Slave Features:** 

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

General Call address detection Disabled

#### 7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Prefetch Buffer Enabled

Flash Latency(WS) 2 WS (3 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

#### 7.4. SYS

**Debug: Serial Wire** 

**Timebase Source: SysTick** 

#### 7.5. TIM2

Clock Source: Internal Clock Channel1: PWM Generation CH1 Channel3: PWM Generation CH3

7.5.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 7200-1 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 100 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (16 bits value) 50 \*

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (16 bits value) 50 \*

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### 7.6. TIM3

#### mode: Clock Source

### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 72 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535

Internal Clock Division (CKD) No Division auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.7. **USART1**

#### **Mode: Asynchronous**

#### 7.7.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

Demo Proje	ect
Configuration Rep	ort

\* User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA1	ADC1_IN1	Analog mode	n/a	n/a	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	n/a	High *	
	PB7	I2C1_SDA	Alternate Function Open Drain	n/a	High *	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PD0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PD1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM2	PA2	TIM2_CH3	Alternate Function Push Pull	n/a	Low	
	PA15	TIM2_CH1	Alternate Function Push Pull	n/a	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	n/a	High *	
	PA10	USART1_RX	Input mode	No pull-up and no pull-down	n/a	
GPIO	PA3	GPIO_Output	Output Push Pull	Pull-down *	Low	
	PA6	GPIO_Output	Output Push Pull	Pull-up *	High *	DS18B20_Detect_1
	PA7	GPIO_Output	Output Push Pull	Pull-up *	High *	DS18B20_Detect_2
	PA12	GPIO_Output	Output Push Pull	Pull-down *	High *	SWITCH
	PB3	GPIO_Output	Output Push Pull	Pull-down *	Low	

## 8.2. DMA configuration

nothing configured in DMA service

## 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 global interrupts	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
USART1 global interrupt	unused		

## 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Prefetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true


### \* User modified value

# 9. System Views

9.1. Category view

9.1.1. Current





## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/CD00161566.pdf

Reference http://www.st.com/resource/en/reference\_manual/CD00171190.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00228163.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/CD00283419.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/CD00190234.pdf

Application note http://www.st.com/resource/en/application\_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application\_note/CD00164185.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167326.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00032987.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033267.pdf

Application note http://www.st.com/resource/en/application\_note/DM00033344.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00052530.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf http://www.st.com/resource/en/application\_note/DM00156964.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00209695.pdf Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf http://www.st.com/resource/en/application\_note/DM00257177.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00272912.pdf http://www.st.com/resource/en/application note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00325582.pdf Application note http://www.st.com/resource/en/application note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf