SPD2010 Protocol Guide V1.05



SW 2021-04-02 YK.Kim

Content



- Available Interface Setting
- ❖ I2C Protocol
 - working sequence & packet flow
 - Download fw to external flash with I2C
 - FW File Parsing
- SPI Protocol
 - working sequence & packet flow
 - Download fw to SRAM Protocol with SPI
 - FW File Parsing
- Read Data Description
- MP Test Protocol

Available Interface Setting



D-RST / T-RST	OTP Setting		Mipi Script Setting	
	AutoRun	IF	AutoRun	IF
Separated	don't care	don't care	Enable	I2C
	don't care	don't care	Disable	I2C/SPI
	Enable	I2C	х	х
	Disable	I2C/SPI	х	х
Tied (Not Use TRST)	Enable	I2C	Enable	I2C
	Disable	I2C	Disable	I2C
	Disable	SPI	Disable	SPI
	Enable	I2C	х	х
	Disable	I2C/SPI	Х	Х

I2C
I2C/SPI
I2C
I2C/SPI
I2C
I2C
SPI

I2C

I2C/SPI


IF


Host Interface

AutoRun


Enable

Disable










Set IF

Start Up Signal Flow







12C Protocol






Interface	Protocol
I2C Read	S 0x54 W Add L Add H P S SA W rd 0 rd 1 rd n-1 P
I2C Write	S SA W Add L Add H wd0 wd1 wd n-1 P
SPI Read	CSN_L 0x07 Add L Add H Dmy rd 0 rd 1 rd n-1 CSN_H
SPI Write	CSN_L 0x06 Add L Add H wd0 wd1 wd n-1 CSN_H


TIC Start Up flow with SEEPROM(Host IF: I2C)





example) BIOS Mode Start Up






Name	Address	7bit	6bit	5bit	4bit	3bit	2bit	1bit	0bit
STATUS	0x0020	-	-	-	-	-	-	-	-
	0x0021	TIC_BUSY	TIC_IN_BIOS	CPU Init INT	TINT Low	CPU Run	-	-	-
Lawath	0x0022	Read Length L	Read Length Low byte						
Length	0x0023	Read Length F	Read Length Hi byte						

expect Status	Description
0xC000	BIOS Mode, Not Ready
0x4000	BIOS Mode, Ready
0xA000	CPU Mode, Not Ready
0x3000	CPU Mode, Touch Initialize Interrupt, Ready
0x08XX	CPU Mode, Touch Running, Ready

If set TIC_BUSY, retry read SnL until clear TIC_BUSY.

example) CPU Mode Start Up






Name	Address	7bit	6bit	5bit	4bit	3bit	2bit	1bit	0bit
STATUS	0x0020	-	-	-	-	-	-	-	-
	0x0021	TIC_BUSY	TIC_IN_BIOS	TIC_IN_CPU	TINT L	CPU_RUN	-	-	-
Lawath	0x0022	Read Length L	Read Length Low byte						
Length	0x0023	Read Length F	Read Length Hi byte						

expect Status	Description
0xC000	BIOS Mode, Not Ready
0x4000	BIOS Mode, Ready
0xA000	CPU Mode, Not Ready
0x3000	CPU Mode, Touch Initialize Interrupt, Ready
0x08XX	CPU Mode, Touch Running, Ready

If set TIC_BUSY, retry read SnL until clear TIC_BUSY.








SOLOMON SYSTECH

example) Point/Raw Data Read Flow




when receive Touch Interrupt, read SnL. SnL has TMC status and next packet information.



Download FW to External Flash with I2C

FW Download Flow









SPI Flash Command		I2C Packet
INIT (protect clear)	SE_GAMMA_SL_INIT ();	<pre>void SE_GAMMA_SL_INIT () { SE_GAMMA_LL_WEN (); SE_GAMMA_LL_WRSR (0x0002); SE_GAMMA_LL_WAIT_RDY_SR (); }</pre>
RDID	SE_GAMMA_SL_RDID (uint32_t * id32);	<pre>void SE_GAMMA_SL_RDID (uint32_t * id32) { SE_GAMMA_LL_RDID (id32); }</pre>
Erase MACRO	SE_GAMMA_SL_ERASE_MACRO ();	<pre>void SE_GAMMA_SL_ERASE_MACRO () { SE_GAMMA_LL_WEN</pre>
Erase SECTOR	SE_GAMMA_SL_ERASE_SECTOR (uint32_t add);	<pre>void SE_GAMMA_SL_ERASE_SECTOR (uint32_t add) { SE_GAMMA_LL_WEN (); SE_GAMMA_LL_ERASE_SECTOR (add); SE_GAMMA_LL_WAIT_RDY_SR (); }</pre>
PROGRAM_PAGE	SE_GAMMA_SL_PROGRAM_PAGE (uint32_t add, uint32_t nb, uint8_t * wm8);	<pre>void SE_GAMMA_SL_PROGRAM_PAGE (uint32_t add, uint32_t nb, uint8_t * wm8) { SE_GAMMA_LL_WEN</pre>
READ_DATA	SE_GAMMA_SL_READ_DATA (uint32_t add, uint32_t nb, uint8_t * rm8);	<pre>void SE_GAMMA_SL_READ_DATA (uint32_t add, uint32_t nb, uint8_t * rm8) { SE_GAMMA_LL_READ_DATA (add, nb, rm8) ; }</pre>

FWDL: Host side, low-level function



- LL (low-level) function
 - basic functions to access SPI flash.
 - Functions cover SPI flash's various commands.
- note
 - busy check only menas "SPI flash command is sent"
 - Actual "Program Page Done" should be checked with SE_GAMMA_LL_RDSR bit[0]=0


Actual	Program Page Done should be	cnecked with Se_gamma_ll_rdsk dit[u]=u
SPI Flash Command		I2C Packet
		In reference source code, each function uses the function TIC_HQARG_WHDP16_WHDP32_WHDP_HCMD_CHKBUSY_RHDP16_RHDP32_RHDP
Wait Ready, with HCMD Clear	SE_GAMMA_LL_WAIT_HCMD_CLR (uint32_t add);	(Read HCMD) S SA/W add_Byte0 add_Byte1 P S SA/R hcmd_rd_Byte0 hcmd_rd_Byte0 P * Repeat "Read HCMD" until hcmd_rd becomes 0x0000
Read ID	SE_GAMMA_LL_RDID (uint32_t * id32);	(Write HCMD) S SA/W 08 00 00 02 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008) (Read HDP) S SA/W 40 00 P + S SA/R ID_Byte2 ID_Byte1 ID_Byte0 P
Write EN	SE_GAMMA_LL_WEN ();	(Write HCMD) S SA/W 08 00 30 02 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008)
Write Status Register	SE_GAMMA_LL_WRSR (uint16_t wd16);	(Write HQARG) S SA/W 10 00 wd16_Byte0 wd16_Byte1 0x00 0x00 P (Write HCMD) S SA/W 08 00 20 02 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008)
Read Status Register	SE_GAMMA_LL_RDSR (uint16_t* rd16);	(Write HCMD) S SA/W 08 00 10 02 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008) (Read HDP) S SA/W 40 00 P + S SA/R rd_Byte0 rd_Byte1 P
Wait Ready, with Status Register	SE_GAMMA_LL_WAIT_RDY_SR ();	<pre>uint32_t SE_GAMMA_LL_WAIT_RDY_SR (</pre>




FWDL: Host side, low-level function

SPI Flash Command		I2C Packet
		In reference source code, each function uses the function TIC_HQARG_WHDP16_WHDP32_WHDP_HCMD_CHKBUSY_RHDP16_RHDP32_RHDP
Read Data	SE_GAMMA_LL_READ_DATA (uint32_t add, uint32_t nb, uint8_t * rm8);	(Write HQARG) S SA/W 10 00 add_Byte0 add_Byte1 add_Byte2 add_Byte3 nbyte_Byte0 nbyte_Byte1 nbyte_Byte2 nbyte_Byte3 P (Write HCMD) S SA/W 08 00 30 03 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008) (Read HDP) S SA/W 40 00 P + S SA/R D[0] D[1] D[2] D[] P * note : IC reads SPI flash with DUAL_READ
Program Page	SE_GAMMA_LL_PROGRAM_PAGE (uint32_t add, uint32_t nb, uint8_t * wm8);	(Write HQARG) S SA/W 10 00 add_Byte0 add_Byte1 add_Byte2 add_Byte3 nbyte_Byte0 nbyte_Byte1 nbyte_Byte2 nbyte_Byte3 P (Write HDP) S SA/W 40 00 D[0] D[1] D[2] D[] P (Write HCMD) S SA/W 08 00 20 03 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008)
Erase Sector	SE_GAMMA_LL_ERASE_SECTOR (uint32_t add);	(Write HQARG) S SA/W 10 00 add_Byte0 add_Byte1 add_Byte2 add_Byte3 P (Write HCMD) S SA/W 08 00 10 03 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008)
Erase Macro	SE_GAMMA_LL_ERASE_MACRO ();	(Write HCMD) S SA/W 08 00 00 03 P (busy check) SE_GAMMA_LL_WAIT_HCMD_CLR (0x0008)






TIC Status: 0x4000 - in BIOS, not Busy need to check 'IN BIOS' for download fw to SEEPROM.




In BIOS mode, when receive command, loading FW from SEEPROM to SRAM and then jump to CPU mode






In CPU mode, when receive 'goto BIOS' command, TMC jump to BIOS














Read_Data(uint32_t Add, uint32 nByte, uint8_t* Data)

Read Size Max: 1024 – 64 byte



Program_Page(uint32_t Add, uint32 nByte, uint8_t* Data)

Macronix MX25U1001E

- ID: 0x3125C2


- Program page size : 32 Byte

- Erase Sector size : 4 K Byte

Other


- Program page size : 256 Byte

- Erase Sector size : 4 K Byte






FW_Read(uint32_t Add, uint32 nByte, uint8_t* Data)




FW_Write(uint32_t Add, uint32 nByte, uint8_t* Data)









NOTE



❖ SPI Flash

- Macronix MX25U1001E
 - ◆ ID: 0x3125C2
 - Program page size : 32 Byte
 - Erase Sector size : 4 K Byte
- Other
 - Program page size : 256 Byte
 - ◆ Erase Sector size : 4 K Byte

Read Data

- IC has 1KB DMAMEM (MB)
- The first 64B is being used for HCMD (host command)
- So, SPI Flash read size is max. 1024-64.
- For an alignment, read 512 Bytes from SPI flash data at a time.

Memory Map - Flash



- $AP_FW = 0x0000$
- ❖ M_MAP_CPU_CFG = 0x1F400
- ❖ M_MAP_SYS_CFG = 0x1F000
- ❖ M_MAP_TMCREG = 0x1C000
- $AP_FDM = 0x1D000$



FW File

mgd_*.hex / cpufw_*.hex / dset_*.hex



- Format(WinTAG, MP Device, AnTAG)
 - \$Display Version
 - \$Hidden Version
 - \$Product ID1(ASCII)
 - \$Product ID2(ASCII)
 - \$Chip Name1(ASCII)
 - \$Chip Name2(ASCII)
 - \$Reserved * 2ea
 - \$Erase option & File Count
 - ◆ 0xAABBCCDD
 - 0xAABB : erase option, 1 all erase, 0 page erase
 - 0xCCDD : File count
 - \$data start address offset(32bit, ASCII) * 9ea
 - #eFlash Address(32bit, ASCII)
 - *Byte Count(32bit, ASCII)
 - *Erase Page Count(32bit, ASCII)
 - *Version(32bit, ASCII)
 - *Check Sum(32bit, ASCII)
 - *Reserved 01(32bit, ASCII)
 - *Reserved 02(32bit, ASCII)
 - *Reserved_03(32bit, ASCII)
 - Content(32bit, bin)

```
l$00000001
∗fea8deNN
\star00000000
*0000000
*00000080
\star00000000
\star00000000
*0000000
            + D? D?
#00001000
*0000f1b0
```

mgd file detail



	.210218_test_1,hex				
Header	Part 1	Part 2	Part 3	Part 4	Part 5
\$FFFFFFF \$FFFFFF \$FFFFFFF \$FFFFFFF \$FFFFFF	#00000000 +0000fbe8 +00000010 +ffffffff +f75650bc +fffffcb5 +00000000 +00000000	#0001c000 +0000264 +0000001 +0000001 +d65523d1 +fffffff +fffffff +fffffff r Xn ?U? *	#0001d000 *000080c *0000001 *0000003 *8bf8fde6 *ffffffff *fffffff *fffffff L _ 量 第?AB	#0001f000 *00000100 *00000001 *00000000 *bf724dee *ffffd4c1 *00000000 *00000000 r	#0001f400 *00000100 *00000000 *ffffffff *f1a947d7 *ffff6975 *00000000 *00000000 r¶! ? ¶? 젉J
*00000264 ······→ *00000001 ·····→ *00000001 ·····→ *d65523d1 ·····→ *ffffffff ·····→	#eFlash Address(32bit, A *Byte Count(32bit, ASCII) *Erase Page Count(32bit, *Version(32bit, ASCII) *Check Sum(32bit, ASCII) *Reserved_01(32bit, ASC *Reserved_02(32bit, ASC *Reserved_03(32bit, ASC Content(32bit, bin)	ASCII) II)			,

Program_Page(uint32_t Add, uint32 nByte, uint8_t* Data)



SPI Protocol





Interface	Protocol
I2C Read	S 0x54 W Add L Add H P S SA W rd 0 rd 1 rd n-1 P
I2C Write	S SA W Add L Add H wd0 wd1 wd n-1 P
SPI Read	CSN_L 0x07 Add L Add H Dmy rd 0 rd 1 rd n-1 CSN_H
SPI Write	CSN_L 0x06 Add L Add H wd0 wd1 wd n-1 CSN_H

Comment




SPI Interface

- SPI Interface limitation
 - ◆ can not use SEEPROM
 - can not use 'Auto Run'
- when start up(Power On or HW Reset), need to download fw to SRAM


TIC Start Up flow with SRAM(Host IF : SPI)





example) BIOS Mode Start Up flow






Name	Address	7bit	6bit	5bit	4bit	3bit	2bit	1bit	0bit
STATUS	0x0020	-	-	-	-	-	-	-	-
	0x0021	TIC_BUSY	TIC_IN_BIOS	TIC_IN_CPU	TINT L	CPU Run	-	-	-
Length	0x0022	Read Length Low byte							
	0x0023	Read Length Hi byte							

expect Status	Description
0xC000	BIOS Mode, Not Ready
0x4000	BIOS Mode, Ready
0xA000	CPU Mode, Not Ready
0x3000	CPU Mode, Touch Initialize Interrupt, Ready
0x08XX	CPU Mode, Touch Running, Ready

If set TIC_BUSY, retry read SnL until clear TIC_BUSY.

example) CPU Mode Start Up flow






expect Status	Description
0xC000	BIOS Mode, Not Ready
0x4000	BIOS Mode, Ready
0xA000	CPU Mode, Not Ready
0x3000	CPU Mode, Touch Initialize Interrupt, Ready
0x08XX	CPU Mode, Touch Running, Ready

If set TIC_BUSY, retry read SnL until clear TIC_BUSY.








example) Point/Raw Data Read Flow - SPI






when receive Touch Interrupt, read SnL. SnL has TMC status and next packet information.



Download FW to SRAM with SPI

SOLOMON SYSTECH

FW Download and Start up Flow with SRAM









SPI Command		Packet
Write Reg BIOS	SE_GAMMA_LL_WRITE_IC_REG_BI OS	(Write HDP) CSN_L 06 40 00 add0 add1 add2 add3 wd0 wd1 wd2 wd3 CSN_H (Write BIOS CMD) CSN_L 06 06 00 10 00 CSN_H
Read Reg BIOS	SE_GAMMA_LL_READ_IC_REG_BIO S (uint32_t add, uint32* rd);	(Write HDP) CSN_L 06 40 00 add0 add1 add2 add3 CSN_H (Write BIOS CMD) CSN_L 06 06 00 11 00 CSN_H (Read HDP) CSN_L 07 40 00 Dummy(1byte) rd0 rd1 rd2 rd3 CSN_H
Write BURST	SE_GAMMA_LL_WRITE_IC_BURST_ BIOS (uint32_t add, uint8_t* data, uint32_t nByte);	(Write HDP) CSN_L 06 40 00 nByte0 nByte1 nByte2 nByte3 add0 add1 add2 add3 data0 data1 data n-1 CSN_H (Write BIOS CMD) CSN_L 06 06 00 30 00 CSN_H
Read BURST	SE_GAMMA_LL_READ_IC_BURST_B IOS (uint32_t add, uint8_t* rdata, uint32_t rnByte);	(Write HDP) CSN_L 06 40 00 nByte0 nByte1 nByte2 nByte3 add0 add1 add2 add3 CSN_H (Write BIOS CMD) CSN_L 06 06 00 31 00 CSN_H SE_GAMMA_LL_BIOS_CMD_DONE(); (Read HDP) CSN_L 07 40 00 Dummy(1byte) rd_data0 rd_data1 rd_data n-1 CSN_H
CHECK CMD DONE	SE_GAMMA_LL_BIOS_CMD_DONE ();	<pre>uint32_t SE_GAMMA_LL_BIOS_CMD_DONE (uint16_t rd; while (1) { (Read BIOS CMD)</pre>






TIC Status: 0x4000 - in BIOS, not Busy


need to check IN BIOS for download FW to SRAM




example) I2C Protocol









example) SPI Protocol





Write Burst(uint32_t add, uint32_t byte, uint8_t* wd)

Read Size Max: 1024 – 64 byte

Read Burst(uint32_t add, uint32_t byte, uint8_t* rd)

Write Size Max: 1024 - 128 byte







example) SPI Protocol



FW_ReadSRAM(uint32_t Add, uint32 nByte, uint8_t* Data)



FW_WriteSRAM(uint32_t Add, uint32 nByte, uint8_t* Data)





FW File


Download File Description



- mgd file parsing by each content
 - CPU
 - CPU_Cfg
 - Sys_Cfg
 - TMCReg
 - FDM
- Change write address for SRAM
 - CPU -> iram, dram
 - CPU_Cfg
 - Sys_Cfg -> remove
 - TMCReg
 - FDM
- CPU Content has iram and dram data
 - separate iram and dram data
 - CPU_Cfg has information which address and nbyte for Iram/dram

mgd file convert for SRAM





RAM Memory Map



- ❖ //..FW RAM Download case
- \star M_MAP_IRAM = 0x70000000
- ❖ M_MAP_DRAM = 0x40000000
- ❖ M_MAP_RAM_CPUCFG = 0x40003800
- ❖ M_MAP_RAM_TMCREG = 0x40003C00
- \bigstar M_MAP_RAM_FDM = 0x40003F00

Flash Memory Map




- \star M_MAP_FW = 0x0000
- ❖ M_MAP_CPU_CFG = 0x1F400
- ❖ M_MAP_SYS_CFG = 0x1F000
- ❖ M_MAP_TMCREG = 0x1C000
- $AP_FDM = 0x1D000$



Read Data Description

Description of Read Data from HDP(0x0300)





Packet Code	9	Туре			Packet Code									
		-AFE : 0x20, Mode - Dire	Delta: 0x30, I	Baseline : 0x40										
			0x00, ICToHos	t: 0x02					Dir					
		Dacket Code	e = Type Mo	40	1		0	0	1	0				
		Packet Code	: – Type Moi	ue					2~5		0	0	1/0	0
Index		Packet Index when refresh		crease value 1	for distinguish	ı old data.								
Data Info		Bit 7: 0(fix)												
Xor CS(Chec	ckSum)	Data0 ~ Dat	Data0 ~ Data n-1. XOR CheckSum											
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						


Last Packet

DataInfo

0(fix)


Packet - Point Information format





Packet – extension Point Information Data





- ❖ Data Part each data part has 6 bytes
 - Point Info(each point has 6 bytes)
 - Key Info
 - Gesture Info
 - Aux Info
- Packet structure
 - add each part, when generate upload data
 - ex)
 - only Point Info
 - only Key Info
 - only Gesture Info
 - only Aux Info
 - Point Info + Gesture + Key ...

		P	oint ID (0)	(00 ~ 0x0	A)		
			X Posit	ion LSB			
			Y Posit	ion LSB			
Х	Position	MSB(3bi	t)	,	Y Position	MSB(3bit	:)
			We	ight			
			,	-			
			Gesture	ID (0xF6)			
			Gesture A	SCII Code			
-	-	-	-		DTap	Palm Reject	Lar
•		•		-	•		
				-			
				-			
			Key ID	(0xF5)			
					Key 03 Down	Key 02 Down	Key Dov
Key 16 Down							
					Key 03 Up	Key 02 Up	Key U
Key 16							
Úp							





	Gesture ID (0xF6)										
	Gesture ASCII Code										
1	-	-	-		DTap	Palm Reject	Large				
	-										
	-										

Gesture	ASCII	Gesture	ASCII
Slide Left('L')	0x4C	'>'	0x3e
Slide Right('R')	0x52	'V'	0x76
Slide Top('T')	0x54	'^'	0x5e
Slide Bottom('B')	0x42	'w'	0x77
'o'	0x6f	'm'	0x6d
'C'	0x63	'z'	0x7a
		's'	0x73

Packet - RawData format




Packet Info	0x2X~0x5X	DataInfo	Index L	Index H	Data AddL	Data AddH	Dummy	Dummy		
Full Header	DataInfo L	DataInfo H	Full Byte L	Full Byte H	Dummy	Dummy	Dummy	Dummy		
Part Header & Pat Data	ID L	ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	Data 0	 Data N-1
CC Fat Data	ID L	ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	Data 0	 Data N-1
	ID L	ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	Data 0	 Data N-1

	Name	Description
Full Header	Data Info	Data Information, include data type
	Full Byte	Full byte count of Data, except Full header byte count
Part Header	ID	indicate data part, 0x01 : Normal Cell, 0x02 : Large Cell, 0x04 : Key Data if set data type, add rawdata packet. normally upload only Normal Cell Data
	nByte	data byte count not include part header byte count (same as Xch*Ych*2)
	Xch	Xch count
	Ych	Ych count
Part Data	Data	each part Raw Data, (2 byte / node)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DataInfo	O(fix)	Last Packet	-	-	NMS	KEY	LC	NC


example) RawData Packet





example) RawData Packet






Description - HDP Status(0x2FC)



I2C										SPI							SYSL
S	0x54		W	0xFC	0)	:02	Р				CSN_L	0x07	0xFC	0x02	Dmy]	
	S	SA		W	rd 0	r	d 1	 rd n-1	Р			rd 0	rd 1		rd n-1	CSN_H	

HDP Status: Host Data Port Staus

- Host read HDP Status for next action.
- if HDP Status's 7bit is 0 and different 'Index' with previous read packet, TIC set new upload data, need to read packet
- if HDP Status's 7bit is set and Keep Poll is set, retry read status until change HDP Status.
- if HDP Status's 7bit is set and Req INT Clear is set, send 'Clear TINT' command and finish read.



Upload Data Ready

- difference N
- HDP Status Data Bit7 is 0

Timing of Read HDP Status

Previous Data

refresh HDP Data	0xX2	0x00	Index	#1
refresh HDP Status	0xX2	0x81	х	#2
refresh HDP Next Data	0xX2	0x00	Index + 1	#3
refresh HDP Status	0xX2	0x82	Х	#2
refresh HDP Status	0xX2	0x84	Next Data Pointer	#2

not ready next action ready upload data request clear TINT command

refresh HDP Status refresh HDP Data request Data (TBOD)

Description – HDP Status(0x2FC)




HDP Status

read 8byte from address 0x02FC for check HDP Status

0x02FC	0x02FD	0x02FE	0x02FF	0x0300	0x0301	0x0302	0x0303
-	-	nByte L	nByte H	Packet Code	HDP Status	Index	CS

- HDP Status and HDP have common memory area
 - address 0x0301~0x0303 has new data information
 - ◆ case of new data, HDP Status 7bit is 0 and Index increase
 - new data length : nByte H/L
- when upload data,
 - refresh HDP Status and then refresh HDP





HDP Status

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	=	=	=	=	Request Data	Req TINT Clear	Keep poll

- bit 7
 - ◆ Fix 1 HDP Status indicator
- Request Data
 - ◆ HDP Area Free. request write next data(use TBOD)
- Req TINT Clear
 - Request TINT Clear Command
 - empty upload data buffer
- Keep poll
 - not ready data. polling HDP Status



MPTest Protocol






Interface	Protocol
I2C Read	S 0x54 W Add L Add H P S SA W rd 0 rd 1 rd n-1 P
I2C Write	S SA W 0x02 0x00 0x04 0x00 0x01 0x00 P
SPI Read	CSN_L 0x07 Add L Add H Dmy rd 0 rd 1 rd n-1 CSN_H
SPI Write	CSN_L 0x06 Add L Add H wd0 wd1 wd n-1 CSN_H




MPTest Full Flow with SEEPROM(Host IF: I2C)




MPTest Full Flow with SRAM(Host IF : SPI)












MPTest Flow





MP CMD - Item	Value(2byte)
Stop	0x0000
Range	0x0001
Jitter	0x0002
OSLoop1_NM	0x0101
OSLoop1	0x0201
OSLoop2	0x0302
OSLoop3	0x0402

Protocol – I2C



Read SnL	S 0x54 W 0x20 0x00 P S SA R Status L Status H Length L Length H P
TINT Clear CMD	S SA W 0x02 0x00 0x01 0x00 P
RUN CPU with SEEPROM	S SA W 0x04 0x00 0x01 0x00 P
Read Version	S 0x54 W 0x26 0x00 P S SA R Data 0 Data 1 Data 17 P
SW Reset	S SA W 0x46 0x00 0x01 0x08 P
MPTest CMD	S SA W 0x4A 0x00 CMD L CMD H P
Get RawData	S 0x54 W 0x00 0x03 P S SA R Data 0 Data 1 Data n-1 P n = Length in SnL
Power Mode NM	S SA W 0x46 0x00 0x00 0x90 P + Delay 100ms
Power Mode LPM	S SA W 0x46 0x00 0x01 0x90 P + Delay 100ms

Protocol - SPI



Read SnL	CSN_L	0x07	0x20	0x00	Dmy				
		Status Lo)W	Status Hi	i	Length L	ow	Length Hi	CSN_H
TINT Clear CMD	CSN_L	0x06	0x02	0x00	0x01	0x00	CSN_H		
RUN CPU with SRAM			ı		,				
TON CPO WILLI SKAIVI	CSN_L	0x06	0x04	0x00	0x02	0x00	CSN_H		
Read Version			ı						
	CSN_L	0x07	0x26	0x00	Dmy				
		Data 0		Data 1				Data 17	CSN_H
SW Reset	CSN_L	0x06	0x46	0x00	0x01	0x08	CSN_H		
MPTest CMD	CSN_L	0x06	0x4A	0x00	CMD L	CMD H	CSN_H		
Get RawData									
	CSN_L	0x07	0x00	0x03	Dmy				
		Data 0		Data 1				Data n-1	CSN_H
	n = Length	in SnL							
Power Mode NM	CSN_L	0x06	0x46	0x00	0x00	0x90	CSN_H	+ Delay 100ms	
Power Mode LPM	CSN_L	0x06	0x46	0x00	0x01	0x90	CSN_H	+ Delay 100ms	
	03.1_E	3,,00	30	1 3.00	3	2,000	33.17	,	





	Read SnL
I2C	S 0x54 W 0x20 0x00 P
	S SA R Status L Status H Length L Length H P
SPI	CSN_L 0x07 0x20 0x00 Dmy
	Status L Status H Length L Length H CSN_H

Name	Access Address	Address	7bit	6bit	5bit	4bit	3bit	2bit	1bit	0bit		
		0x0020	-		Raw(1)/PT(0)	Keep	Aux	Key	Gesture	PT EXIST		
		0x0021	TIC_BUSY	TIC_BIOS	CPU_BOOT	TINT(1: Low)	-	-	-	NM/LPM		
TIC STATUS	0x0020 (Read Only)	Gesture: Det Key: Detect (Aux: reserved Keep: - NM/LPM: Po TINT: Touch CPU_BOOT: (TIC_BIOS: wo	PT EXIST : Detect Point Gesture : Detect Gesture Key : Detect Gesture Aux : reserved									
		0x0022										
Length	0x0022 (Read Only)	0x0023										
	, ,,	when Host receive Interrupt, read data length(byte count), Full Length.										

Protocol – Read Version Detail



	Read Version(18bytes)									
I2C	S	0x54	0x00	0x00 P						
		S SA	R [Data 0	Data 1			Data 17	Р	
SPI	CSN_I	_ 0x07	0x26	0x00	Dmy					
		Data 0		Data 1				Data 17	CSN_H	

Version Data Part	ByteCnt
Dummy	4byte
D-Version(Dec)	2byte
PID(ASCII)	4byte
ICName(ASCII)	8byte

ex)Version 18 bytes – 0x00 skip in PID and ICName






	MP Test Command									
12C										
	S	SA	W	0x4A	0x	00	CMD L	CMD	Н	Р
SPI							1		1	
	CSN	N_L 0)x06	0x4A	0x00	CMD L	CMD H	CSN_H		
									_	

MP CMD	Value(2byte)
Stop	0x0000
Range	0x0001
Jitter	0x0002
OSLoop1_NM	0x0101
OSLoop1	0x0201
OSLoop2	0x0302
OSLoop3	0x0402

Protocol – Get Data(Raw Data or Point Info) SOLOMON



RawData Format



S	SlaveAdd W	HDP L	HDP H	Р							
S	SlaveAdd R	PacketCode	DataInfo	Index	Xor CS	Data AddL	Data AddH	Dummy	Dummy		
		5			1		1 -	1 -		-	
Ful	l Header	DataInfo L	DataInfo H	Full Byte L	Full Byte H	Dummy	Dummy	Dummy	Dummy		
Par	t Header	NC ID L	NC ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	NC Data 0	 NC Data N-1
		LC ID L	LC ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	LC Data 0	 LC Data N-1
		20.10.2	20.01.	noyte 2	yte	Acti Cit	. c.r. c.r.c	Janniy	Danning	20 3440 0	 Le Bata IV
		Key ID L	Key ID H	nByte L	nByte H	Xch Cnt	Ych Cnt	Dummy	Dummy	Key Data 0	 Key Data N-1
											Р


Raw Data extention

- Full Header
 - ◆ DataInfo :
 Bit7
 Bit6
 Bit5
 Bit4
 Bit3
 Bit2
 Bit1
 Bit0

 DataInfo
 0(fix)
 x
 NMS
 KEY
 LC
 NC
 - Full Byte : data byte count except Full Header(8byte)
- Part Header : each Data Header
 - ID : Data type (0x01 : NC, 0x02 : LC, 0x04 : Key)
 - nByte : Part Data byte count except part header(8byte)
 - Xch / Ych : Channel count of part data
- Data : part data ______

example) RawData Format






example) RawData Format





example) RawData Format









MP CMD	Description
Stop	TMC Action : MP Test Stop
Range	TMC Action: Upload AFE Data Host Action: first 2 frame skip for garbage data remove. Getting 10 Frame Data -> make average 10 Frame -> check Max/Min value for range
Jitter	TMC Action : generate Jitter data for 1~2s. Host Action : - first 2 frame skip for garbage data remove Getting 1 Frame Data -> check Max/Min value
OSLoop1_NM	TMC Action : generate OSLoop1_NM data Host Action : - first 2 frame skip for garbage data remove Getting 1 Frame Data -> generate Vertical Diff value -> check Max/Min value
OSLoop1	TMC Action : generate OSLoop1 data Host Action : - first 2 frame skip for garbage data remove Getting 1 Frame Data -> generate Vertical Diff value -> check Max/Min value
OSLoop2	TMC Action : generate OSLoop2 data Host Action : - first 2 frame skip for garbage data remove Getting 1 Frame Data -> check Max/Min value
OSLoop3	TMC Action : generate OSLoop3 data Host Action : - first 2 frame skip for garbage data remove Getting 1 Frame Data -> check Max/Min value

Criteria



MP Test Criteria

- file : MPRange_SPD2010_*.ini
- Data Type
 - NC
 - LC
 - ◆ Key reserved
 - NC_VDIFF Host Generate
- How to check Data
 - out of range Test Fail

======================================	======================================
//LC_MAX_TH = 3000 //LC_MIN_TH = 200	LC_MAX_TH = 250 LC_MIN_TH = 0
======================================	[OSLoop1] ====================================
//LC_MAX_TH = 250 //LC_MIN_TH = 0 ==================================	======================================
NC_VDIFF_MAX_TH = 300 NC_VDIFF_MIN_TH = -300	
[LPM_Range] ====================================	
LC_MAX_TH = 200 LC_MIN_TH = 200	[OSLoop2Log] ====================================





		Ych0	Ych1	Ych2	Ych3	Ych4	Ych5
_	Xch0	3388	3370	3382	3073	3374	3385
_	Xch1	3389	3385	3383	2939	3372	3364
	Xch2	3389	3381	3388	2822	3373	3353
	Xch3	3389	3386	3384	2982	3368	3362
	Xch4	3389	3381	3388	2814	3369	3352
	Xch5	3389	3381	3383	2926	3364	3360
	Xch6	3389	3367	3388	2908	3361	3371

< NC Data >

Xch0 – Xch1

		Ych0	Ych1	Ych2	Ych3	Ych4	Ych5
•	Xch0	-1	-15	-1	134	2	21
	Xch1	0	4	-5	117	-1	11
	Xch2	0	-5	4	-160	5	-9
	Xch3	0	5	-4	168	-1	10
	Xch4	0	0	5	-112	5	-8
	Xch5	0	14	-5	18	3	-11

< Vertical Diff Value >



Thank You

http://www.solomon-systech.com

Email: sales@solomon-systech.com Phone: 852-2207 1111 Fax: 852-2267 0800