Adaptive Write-Update and Write-Invalidate Cache Coherence Protocols for Producer-Consumer Sharing

Bangjie Liu Language Technologies Institute School of Computer Science Carnegie Mellon University

bangjiel@andrew.cmu.edu

Abstract—Shared memory multicore systems play crucial roles in scientific and enterprise applications. They are efficient in general applications but perform poorly in applications that establish producer-consumer sharing patterns under write-invalidate cache coherence protocol due to a large amount of cache invalidation and memory reads. Write-update protocol mitigates this issue by updating all copies on write operations but introduces unnecessary traffic. In this project, we propose an adaptive cache coherence protocol that speculatively pushes data updated by producer to potential consumers when producer-consumer sharing patterns are detected to avoid unnecessary invalidation and memory accesses. We evaluate the proposed adaptive protocol on applications with varying degree of producer-consumer sharing patterns. As a result, it outperforms write-invalidate protocol in terms of cache hit/miss rates and cycles needed on applications with producer-consumer sharing patterns and general purpose applications.

I. INTRODUCTION

Shared memory multicore systems play increasingly important roles in both scientific world and the industry. Cache coherence protocol has great influence on performance of shared memory multicore systems. Producer-consumer sharing refers to situations in multi-process synchronization wherein multiple processes share a common, fixed-size buffer and some processes, as known as producers, keep writing new data to that shared buffer while some readers keep reading data from it [6]. The most popular cache coherence protocol used in modern multiprocessor architecture is directory-based write-invalidate protocol, which is inefficient for producer-consumer sharing due to extensive invalidation traffics and expensive remote misses.




Fig. 1: Producer-Consumer Remote Misses

Hao Li

Language Technologies Institute School of Computer Science Carnegie Mellon University haol2@andrew.cmu.edu

Researches have been done in this area, but they focus more on eliminating unnecessary hops as shown in Figure 1 by using a naive pattern detector and additional hardware for cache directory [1]. Instead of mitigating remote misses, this project focuses on mitigate the slowest part — memory accesses caused by invalidation. It assumes that communications among caches on different cores are physically feasible and contributes to the following:

- A sophisticated detector that detects producerconsumer sharing patterns at a fine-grained level without extra hardware
- An adaptive cache coherence protocol optimized for producer-consumer sharing patterns

The remainder of this report is organized as follows. We start in Section 2 with an overview of our goals and what we have accomplished. Section 3 describes our analysis of the performance of write-invalidate and write-update protocols on a representative producer-consumer application. In Section 4, we present our adaptive protocol, followed by a thorough evaluation on several applications in Section 5. Finally, we summarize our works and discuss future directions in Section 6 and 7.

II. GOALS

[75%] Implement cache simulators and testing tools (stack trace, logger, etc.) to fully evaluate and analyze the performance of directory-based write-invalidate and write-update protocols on representative multi-threaded producer-consumer applications.

[100%] Implement proposed adaptive cache coherence protocols and producer-consumer sharing pattern detector. Evaluate and analyze the its performance on applications with varying degree of producer-consumer sharing.

[125%] Equip the cache simulator with functionalities that can synchronize application threads so as to observe more accurate cache access events (mitigate the effect of pintool instrumentation).

As we write this report, we have accomplished both 75% and 100% goals. And due to time limits, we decide to work on a more thorough analysis of the proposed protocol on multiple benchmarks instead of the 125% goal.

III. WRITE-INVALIDATE AND WRITE-UPDATE PROTOCOLS EVALUATION

In this section, we evaluate the performance, in terms of load/store hit rates, of write-invalidate and write-update protocols on a representative application that establishes producer-consumer sharing patterns. In the following evaluations, there are 1 producer and 2 consumers running on different cores. It is done on a Intel(R) Xeon(R) CPU E5-1660 v4 @ 3.20GHz machine with 32KB L1 data cache. And we only simulate L1 data cache.

A. Representative Application

In the application, there is a producer thread that keeps writing to a shared memory while there are multiple consumer threads reading for it as shown in Algorithm 1 and 2. A such self-defined application works well for evaluation purposes because it offers overall performance evaluation and more importantly a fine-grained investigation of shared memory behavior under different cache coherence protocols.

Algorithm 1 Producer Thread

- 1: data refers to a shared memory location
- 2: while True do
- 3: GetLock()

⊳ get global lock

4: Produce(data)

Algorithm 2 Consumer Thread

- 1: data refers to a shared memory location
- 2: while True do
- 3: GetLock()

⊳ get global lock

4: Consume(data)

B. Write-Invalidate Performance

Write-invalidate protocol works poorly on producerconsumer sharing patterns. As Figure 2 indicates, the overall load hit rate is acceptable. But for the shared data alone as shown in Figure 3, consumers' load hit rates are low due to a large amount of invalidation.




Fig. 2: Write-Invalidate Overall Load Hit Rates

Shared Data Load Hit/Miss Rate




Fig. 3: Write-Invalidate Shared Data Load Hit Rates

C. Write-Update Performance

Write-update works well on producer-consumer sharing patterns. As Figure 4 and 5 shows, the overall performance is good and consumers have perfect load hit rates. This is because consumers now can directly get data from producer without accessing memory.

Application Load Hit Rate




Fig. 4: Write-Invalidate Performance

Shared Data Load Hit/Miss Rate




Fig. 5: Write-Invalidate Performance

IV. ADAPTIVE CACHE COHERENCE PROTOCOL

In this section, we introduce an adaptive cache coherence protocol that intelligently switches between write-invalidate and write-update protocols. It can mitigate unnecessary memory accesses by speculatively pushing data to consumers once producer-consumer patterns are detected. Producer-consumer sharing patterns are defined as such: when a thread reads a memory location more than once after a thread writes it, the reading threads are considered as consumers of the writing thread on this particular memory location.

A. Detector

Additional bits are needed to track access history of each cache line for pattern identification. They are associated with directory lines which are extended to the structure shown in Figure 6.




Fig. 6: Extended Directory Line Structure of a 4 Core Machine

The number of extra bits needed for every cache line is

$$log N + 2 * N$$

where N is the number of processors, $last_writer$ tracks the last one to write this cache line, and there are 2 saturating bits for every processor to track the number of read operations on this cache line. Cache accesses will trigger updates on the extra bits as shown in Algorithm 3 and 4. Note that the extra bits will be discarded to save space when its associated directory line is evicted.

Algorithm 3 On Write Operations

```
1: Let writer_id be the processor performing writes
2: if writer\_id == last\_writer then
      for all pid \neq writer id do

    ▷ exclude itself

3:
         if CountReads(pid) >= 1 then
4:
            Cache2CacheDataPush(pid)
5:
                                        else
6:
7:
            InvalidateDataCopy(pid)
                                      8: else
      SaturatingDecrease(pid)
g.
                                       ⊳ decrease by 1
      for all pid \neq writer\_id do
                                       > exclude itself
10:
         InvalidateDataCopy(pid)
                                      11:
                                    12:
         ClearCount(pid)
      UpdateLastWriter(writer_id)
13:
```

Algorithm 4 On Read Operations

- 1: Let pid refer to a processor
- 2: for all pid do
- 3: SaturatingIncrease(pid) \triangleright increase by 1

B. Replacement Policy

We use LRU (Least-Recently-Used) cache replacement policy. When a processor receives forwarded data from producer, its cache replacement policy will not be updated. As a result, the speculative forwarding will not disrupt consumer's locality.

C. Write-back Policy

We use write-back allocate as write-back policy. In our implementation, there are four cases where a write-back allocate will be issued:

- In write-invalidate, when the cache line is in Modified state and receives a read request from other processors (not owner), the owner will issue a write-back allocate
- In write-invalidate, when the cache line is in Modified state and the owner's local cache copy is being evicted, a write-back allocate will be issued by the owner
- In write-update, when the cache line is in Modified state and being evicted, the producer will be responsible for issuing write-back allocate
- In write-update, when the cache line is in Modified state and last writer is updated (meaning another writer is modifying the shared data), the directory will randomly assign a sharer to issue write-back allocate.

Note that when producer speculatively forwards data to qualified consumers, the cache line switches to Modified state and both producer and consumer become the owner.




Fig. 7: Speedup




Fig. 8: Evict Cycles




Fig. 9: Hit Count

V. ADAPTIVE PROTOCOL EVALUATION

In this section, we evaluate the performance of the proposed adaptive protocol on various applications. It is done on a Intel(R) Xeon(R) CPU E5-1660 v4 @ 3.20GHz machine with 32KB L1 data cache. And we only simulate L1 data cache.

Architecture	Architecture CPU op-mode(s) x86_64 32-bit,64-bit		Thread(s) per core	
x86_64				
CPU MHz	CPU MHz L1 cache		L3 cache	
1200.000	1200.000 32K		20480K	

TABLE I: Environment Configuration

A. Simulation Environment

We implement a Pintool-based cache simulator from scratch, which consists of three parts: cache, coherence protocol and profiler.

1) Cache: We implement a configurable cache simulator with portable replacement policy module. For this project, we only simulate L1 data cache and the configuration is shown in Table II. However, it is easy to extend to L2/L3 cache.

TABLE II: L1 Cache Configuration

Number of Sets	Associativity	Line Size	Interconnect	
64	8	64B	Directory	

2) Coherence Protocol: We implement directory-based MSI (Modified-Shared-Invalid) coherence protocol and simulate write-invalida te, write-update, as well as the proposed adaptive protocol based on it. To simplify the implementation, we assume that: (i) ring interconnection network in CPU; (ii) all read/write operations must first request home node before looking up local cache; (iii) directory bank is large enough to hold all line records.

3) Profiler: Our profiler provides detailed cache statistics for multi-thread programs. It monitors load/store hit/miss rate, execution cycles, network messages for each core and the entire program. To simplify the evaluation, we assign cost estimation for each type of operation, as /is shown in Table III.

TABLE III: Cycle Cost Estimation

Access Mode	Number of Cycles	
Local Cache Access	3	
Remote Cache Access	7	
Cache-to-cache Data Transfer (amortized)	4	
Memory Access	100	

B. Results

We simulate a 4-processor system and evaluate the performance of proposed adaptive cache coherence protocol on application with varying degrees of producer-producer sharing patterns. Table IV shows the input data sets and configuration of the applications we use in the study [8].

TABLE IV: Application Input Data Set

Application	Problem Size	
Single	read/write operations on shared data	
Fmm	two clusters, 512 particles	
Barnes	163 nodes, 12 seed	
Ocean	Ocean non-contiguous partitions, 34x34 grid	
LU	LU non-contiguous blocks ,256x256 matrix, block size 10	
Radix	Radix 256k (262,144) keys and a radix of 1024	

Single is the representative application described in Section 3, in which there is a producer thread that keeps writing to a shared memory location while there are multiple consumers reading from it. It establishes strong single-producer-multiple-consumer sharing patterns. As a result, it achieves more than 20% speedup over write-invalidate protocol with less than 5% more network message and the cache hit rates increase by around 3%. In addition, the extra average network message per load operation needed for the proposed adaptive protocol is neglectable which means the improvement comes with very little overhead.

Fmm is from the SPLASH-2 benchmark suite [8]. It implements

Barnes is from the SPLASH-2 benchmark suite [8]. It implements the Barnes-Hut method to simulate the interaction of a system of bodies, as known as N-body problem [2]. It can be stated as *Given the quasi-steady orbital properties* (instantaneous position, velocity and time) of a group of celestial bodies, predict their interactive forces; and consequently, predict their true orbital motions for all future times. [7] Note that the SPLASH-2 implementation allows for multiple particles to be stored in each leaf cell of the space partition and exhibit a stable producer-consumer sharing pattern [3]. As a result, the proposed adaptive protocol has similar performance with base protocol. But if we pin cache lines in cache, it achieves about 15% speedup, higher cache hit rates with less than 3% more network traffic.

Ocean is from the SPLASH-2 benchmark suite [8]. It is the non-contiguous partitions version and aims to solve boundary-value problem by simulating large-scale ocean movements based on eddy and boundary currents [4]. This version of Ocean partitions grids into square-like subgrids to improve the communication to computation ratio and exhibits single producer single consumer sharing patterns. As a result, the proposed adaptive protocol has similar performance with base protocol. However, the pin cache version substantially outper-

forms baseline. It achieves 240% speedup and 12% cache hits with little overhead.

LU is a kernel application in SPLASH-2 benchmark suite [8]. It aims to factors a dense matrix into the product of a lower triangular and an upper triangular matrix. The factorization uses blocking to exploit temporal locality on individual submatrix elements [5]. There is no obvious producer-consumer sharing patterns in it. And We use the non-contiguous block allocation implementation in this study. As a result, it does not outperform the baseline but introduce about 5% more network traffic.

Radix is a kernel application in SPLASH-2 benchmark suite [8]. It is essentially an integer radix sort program that does not establish producer-consumer sharing patterns. As a result, the proposed protocol outperforms baseline. It achieves around 20% speedup with even less network traffic. Moreover, the pin cache version works even better. The speedup is about 50% and the total network traffic is even less.

C. Analysis

1) Speedup: As Figure 7 indicates, the adaptive cache coherence protocol (with cache pin) improve performance by 2% — 21%, depending on varying problem size and degrees of producer-consumer pattern that programs exploit. For benchmarks, the major performance benefits come from cache hits and speculative cache-to-cache update. Single-thread programs receive significant performance gain from locality. However, such benefit is traded at a big discount to multithread programs due to cache incoherence. Specifically, the incoherent cache copies of frequently-modified shared data become performance bottleneck, which is referred as producerconsumer pattern in our case. In Adaptive Cache Coherence Protocol, the detector identifies such pattern at very early stage and speculatively update each qualified consumer on modification, which retains locality benefit of each thread at minimal cost. Therefor, Even a relative small increase of cache hit rate can result in significant performance speedup.

2) Network Traffic: To investigate the extent to which speculative forwarding impacts network message, we measure the total number of network message and the average number of network message to serve a load. As Figure 10 and 11 indicate, compared to directory-based write-invalidate protocol, our proposed protocol does not incur noticeable network message overhead (-5.3% — 3.5%). It speculatively forwards data to qualified consumers, and dynamically updates consumers list on response from directory. From Table V, the speculative forwarding does not increase average network message needed for a load, which implies that ACP is able to identify real readers for shared data and thereby minimize the network traffic.




Fig. 10: Network Message




Fig. 11: Average Network Message per Load

TABLE V: Average Network Message Needed to Serve a Load

	Single	Fmm	Barnes	Ocean	LU	Radix
Base	2.215	1.447	1.417	1.497	1.378	1.504
ACP	2.193	1.445	1.408	1.479	1.388	1.501

3) Write-back Delegation: As introduced in Section 4, we delegate the write-back responsibility to either producer or consumer depending on different situations. Consumer does not need to issue write-back on cache eviction because producer will keeping modifying shared data and forwarding to consumers. By delegating write-back responsibility to producer on eviction, we reduce network message and eviction overhead.

VI. SUMMARY

VII. FUTURE WORKS

Pintool-based [9] cache simulator offers a fine-grained investigation of cache access behavior but it comes with a cost—the observation might deviates from the actual behavior due to the extra instructions instrumented by pintool. So one of the future works is to equip the cache simulator with functionalities that can synchronize application threads so as to observe more accurate cache access events to mitigate the effect of pintool instrumentation. In addition, we assume that directory banks are large enough to hold all line records. We propose in Section 4 that when directory lines are evicted, the extra bits for detector should be discarded to save memory space. We want to support this feature in the cache simulator.

REFERENCES

- Cheng, Liqun, John B. Carter, and Donglai Dai. "An adaptive cache coherence protocol optimized for producer-consumer sharing." High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on. IEEE, 2007.
- [2] Singh, J. P. Parallel Hierarchical N-body Methods and Their Implications for Multiprocessors. PhD Thesis, Stanford University, February 1993.
- [3] Holt, C. and Singh, J. P. Hierarchical N-Body Methods on Shared Address Space Multiprocessors. SIAM Conference on Parallel Processing for Scientific Computing, Feb 1995, to appear.
- [4] Brandt, A. Multi-Level Adaptive Solutions to Boundary-Value Problems. Mathematics of Computation, 31(138):333-390, April 1977.
- [5] Woo, S. C., Singh, J. P., and Hennessy, J. L. The Performance Advantages of Integrating Block Data Transfer in Cache-Coherent Multiprocessors. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), October 1994.
- [6] https://en.wikipedia.org/wiki/Producer-consumer_problem
- [7] https://en.wikipedia.org/wiki/N-body_problem
- [8] http://www.capsl.udel.edu/splash/
- [9] https://software.intel.com/sites/landingpage/pintool/docs/76991/Pin/html/