

## Appendix

### A RISC-V Tensor Extension Instruction Set

The tensor extension instructions introduce a set of specialized instructions to accelerate tensor-based computations, commonly used in AI workloads. These instructions expand the basic RISC-V instruction set by incorporating 32-bit and 64-bit formats that map to the Custom-2 instruction format, enabling efficient handling of tensor operations. The instructions include various types, such as configuration instructions, memory operations, computational instructions, and synchronization primitives. By integrating these tensor-specific operations into the instruction pipeline, significant performance gains are achieved in AI computation tasks such as matrix multiplication, convolution, and pooling. The structure and encoding of these instructions are carefully designed to balance flexibility with efficiency, ensuring that both standard scalar and vector operations as well as advanced tensor manipulations can be executed with minimal overhead. In the following sections, we detail the instruction formats and functions.

**A.0.1 Instruction Formats.** The tensor extension instructions encompass both 32-bit and 64-bit formats, which are mapped to the Custom-2 instruction format in the RISC-V architecture, as shown in Fig. 21. These specialized formats enable efficient execution of tensor operations by extending the basic instruction set. The 32-bit format is used for simpler tensor operations, while the 64-bit format supports more complex operations, allowing for higher precision and larger data throughput. Using the Custom-2 format, these instructions are seamlessly integrated into the RISC-V pipeline, maintaining compatibility with existing scalar and vector operations while enabling enhanced tensor processing capabilities. This design facilitates the efficient handling of AI-specific computations, such as matrix multiplication, convolution, and pooling, directly within the instruction stream.

**A.0.2 CSR, CR, TVR, and GVR Configuration Instructions.** These instructions are responsible for configuring CSRs, CRs, TVRs, and GVRs as shown in Figs. 22-23. Due to limitations in the bit width of the extended instructions, many details required by LS, MOVE, and computation instructions are pre-loaded into these registers via configuration instructions. During instruction decoding, the IFE reads the information stored in these registers and encapsulates it along with the decoded instruction. The encapsulated instruction is then sent to the execution unit for processing. This approach ensures that the necessary configuration data are readily available for tensor operations, optimizing the overall performance of the system by minimizing delays associated with instruction execution and register setup.

**A.0.3 MOVE Instructions.** The MOVE instructions facilitate data transfer between the Vector Register File (VRF) and LMEM as shown in Fig. 24. They support the transfer of one or two sets of VRF data, which can be either contiguous or scattered across LMEM's address space. Due to the inherent difference in the mapping of physical storage between LMEM and TR, the MOVE instructions indirectly enable data exchange between the VRF and TR.

**A.0.4 LOAD & STORE Instructions.** The LOAD & STORE (LS) instructions are responsible for managing the data transfer between TR and DRAM as shown in Figs. 25-26. These instructions support efficient tensor data movement with enhanced capabilities, such as performing transpose and broadcasting along the C dimension during data transfer. In addition, they facilitate data replication between TR and GT or between different TR regions, with support for simultaneous transpose, dimension reversal, and C-dimension broadcasting. The instructions also include advanced features such as Mask Select and Non-Zero Index, allowing for selective data retrieval based on specific conditions. Furthermore, they enable Scatter and Gather operations along the H dimension, offering flexible data manipulation.

**A.0.5 COMPUTE Instructions.** The Compute instructions are designed to perform tensor computations within the TR as shown in Fig. 27-29. Building upon basic arithmetic operations such as integer and floating-point arithmetic, data-type conversion, and specialized operations, we introduce several AI-specific instructions to accelerate deep learning workloads. These include convolution and CUBE matrix multiplication instructions, which are essential for many AI algorithms, as well as pooling instructions that support Max Pooling, Average Pooling, Region of Interest (RoI) Pooling, and Depth-wise Convolution. Additionally, the Re-Quantization (RQ) and Dequantization (DQ) instructions cater to AI algorithms' precision adjustments, while the fully connected matrix multiplication instructions enable efficient processing of the Full Connect layer in neural networks.

These specialized Compute instructions significantly reduce the instruction density during the execution of the AI model, thus optimizing both the computation and the memory access efficiency. Furthermore, the Compute instructions include powerful data manipulation features for TR registers, such as broadcasting, transposition, Scatter and Gather operations across one or two dimensions, as well as Mask Select and Non-Zero Index functionalities. These features not only improve computation efficiency but also minimize TR register read/write overhead, enabling faster data processing for AI algorithms.

**A.0.6 Synchronization Instructions.** Synchronization instructions are used to coordinate the execution of tensor extension instructions both within a single RTPU and across multiple RTPUs as shown in Fig. 30. These instructions ensure that operations are executed in the correct sequence, enabling efficient parallelism and scalability.

	31-28	27	26	25	24	23	22	21	20	19-15	14-12	11	10	9	8	7	6-0
CSR	0000	1	0	1						scalar register source	100						1011011
CR, TVR, GVR	0000	1	1	1						19-15	14-12	11	10	9	8	7	6-0
	0000	1	1	1						scalar register source	100						1011011
MOVE_1	0010	0	0	1						vector register source	100						1011011
MOVE_2	1010	func2	1							vector register source2	100						1011011
MOVE_3	0000	0	0	0						scalar register source	100						1011011
	0000	0	0	0						scalar register source	100						1011011
Load& Store	0000	0	func2l							tensor register source3	011						1011011
	0000	1	0	1	0	0	0	func2h		tensor register destination	011						1011011
Calculation instruction_1	0000	0								tensor register source2	011						1011011
	0000	1	0	1						tensor register destination	011						1011011
Calculation instruction_2	0000	0								src2	011						1011011
	0000	1	1	1						dst	011						1011011

Figure 21: Tensor Extension Instruction Encoding Format.

```

cfg.satu      rs
//Configure whether the results of integer calculation
instructions are saturated and whether symmetric
saturation is adopted.
cfg.round_mode rs
// Configure the rounding mode during floating-point
precision conversion or integer right shift
cfg.rsqrt_iter rs
// Configure the number of Newton iterations for rsqrt
and fddiv instructions
cfg.quant      ts
// Configure the quantization method, supporting per-
channel quantization and per-tensor quantization
cfg.pad        rs
// Configure the top, bottom, left, and right padding of
the feature map for convolution and pooling
instructions
cfg.insrt      rs
// Configure the interpolation of the feature map or
kernel for convolution and pooling instructions
cfg.stencil    rs
// Configure the sliding window, stride, whether the
kernel is rotated, and whether the result is passed
through ReLU for convolution and pooling
instructions
cfg.kzp        ts
// Configure the zero point of the kernel for convolution
and matrix multiplication instructions
cfg.dmaidx     rs
// Configure parameters such as the initial value of the
index or the default write-back value for
instructions like ls.hscatter, ls.hgather, and ls.
nzidx

```

Figure 22: CSR Configuration Instructions

```

cfgcr         ca, rs
// Configure the data type and constant value of CR
cfgtr         ta, rs
// Configure the data type and offset address of TR
cfgtr.shape   ta, rs
// Configure TR as N, C, H, W
cfgtr.hwsrtride ta, rs
// Configure the H stride and W stride of TR
cfgtr.ncsrtride ta, rs
// Configure the N stride and C stride of TR
cfggt         ga, rs
// Configure the data type and address of GT
cfggt.shape   ga, rs
// Configure GT as N, C, H, W
cfggt.hwsrtride ga, rs
// Configure the H stride and W stride of GT
cfggt.ncsrtride ga, rs
// Configure the N stride and C stride of GT

```

Figure 23: CR, TVR, GVR Configuration Instructions

```

mov.t.v       vs, (rs)
// Load a set of VRF data into LMEM; rs specifies the
starting relative address in LMEM
mov.dist.v     vs, (rs)
// Distribute a set of VRF data evenly to all LMEMs; rs
specifies the starting relative address in LMEM
mov.t.vv       vs2, vs1, (rs)
// Load two sets of VRF data into LMEM; rs specifies the
starting relative address in LMEM
mov.dist.vv     vs2, vs1, (rs)
// Distribute two sets of VRF data evenly to all LMEMs;
rs specifies the starting relative address in LMEM
mov.v.t        vd, (rs)
// Store data from LMEM into a set of VRF; rs specifies
the starting relative address in LMEM
mov.v.coll     vd, (rs)
// Collect data from the same relative offset in each
LMEM and store it into a set of VRF; rs specifies
the starting relative address in LMEM

```

Figure 24: MOVE Instructions

```

////Data Copy
ls.cp         dst, src
// Copy the source GT or TR to the destination GT or TR
ls.cpb       dst, src
// Copy the source GT or TR(n, 1, h, w) to the
destination TR(n, c, h, w)
ls.cpt       dst, src
// Copy the source GT or TR(n, c, h, w) to the
destination GT or TR(c, n, h, w)
ls.cpr       dst, src, _dim
// Copy the source GT or TR(n, 1, h, w) to the
destination GT or TR(n, c, h, w) while reversing the
elements along a specified dimension

```

Figure 25: LOAD &amp; STORE Instructions I

1911 **Figure 26: LOAD & STORE Instructions II**

**Figure 27: Compute Instructions I**

```

//// Fully Connected Matrix Multiplication Instructions
fcmml.<nn|tn> out, x, w, bias, _rq, _relu
// Integer matrix multiplication for fully connected
layers
fcmmla.<nn|tn> out, x, w, bias, _relu
// Accumulated integer matrix multiplication for fully
connected layers
ffcmml.<nn|tn> out, x, w, bias, _relu
// Floating-point matrix multiplication for fully
connected layers
ffcmmla.<nn|tn> out, x, w, bias, _relu
// Accumulated floating-point matrix multiplication for
fully connected layers
////Cross Comparison Instructions
fvcmax out, a, b
// Element-wise cross comparison of two floating-point
vectors to select the maximum value
fvcmin out, a, b
// Element-wise cross comparison of two floating-point
vectors to select the minimum value
vcmax out, a, b
// Element-wise cross comparison of two integer vectors
to select the maximum value
vcmin out, a, b
// Element-wise cross comparison of two integer vectors
to select the minimum value
////Data Copy and Reordering Instructions
cp out, a
// Tensor copy instruction.
bc out, a
// Broadcast: replicate a(n, 1, h, w) along the C
dimension to form out(n, c, h, w)
cwtrans out, a
// CW-dimension transpose instruction. Transposes the C
and W dimensions of the input floating-point Tensor
A and outputs the result to Tensor out.
wctrans out, a
// WC-dimension transpose instruction. Transpose the W
and C dimensions of the input floating-point Tensor
A and outputs the result to Tensor out.
gather.pc out, a, idx, cs, _bdlimit
// Per-channel gather instruction. Gather data from the W
dimension of Tensor A into Tensor out based on the
channel-shared index.
scatter.pc out, a, idx
// Per-channel scatter instruction. Scatter data from the
W dimension of Tensor A into Tensor out based on
the channel-shared index.
gather2d.pc out, a, idx, cs
// 2D gather instruction. Gather data from the H and W
dimensions of Tensor A into Tensor out based on 2D
coordinates shared per channel.
scatter2d.pc out, a, idx
// 2D scatter instruction. Scatter data from the H and W
dimensions of Tensor A into Tensor out based on 2D
coordinates shared per channel.
gather out, a, idx, cs
// Gather instruction. Gather data from the W dimension
of Tensor A into Tensor out based on the provided
index.
scatter out, a, idx
// Scatter instruction. Scatter data from the W dimension
of Tensor A into Tensor out based on the provided
index.
hgather out, a, idx, cs
// H-dimension gather instruction. Gather data from the H
dimension of Tensor A into Tensor out based on the
provided index.
hscatter out, a, idx
// H-dimension scatter instruction. Scatter data from the
H dimension of Tensor A into Tensor out based on
the provided index.
masksel out_cnt, out, a, mask
// Mask selection instruction. Write elements from the W
dimension of Tensor A to Tensor out at positions
where the mask has a value of 1.
nzidx out_cnt, out_idx, a
// Non-zero index generation instruction. Write the
indices of non-zero elements from the W dimension of
Tensor A into Tensor out.

```

2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088

**Figure 29: Compute Instructions III**

```

2089 sync.i      rs, _engine
2090 // rs holds the tag. After executing this instruction,
2091 // the tag is written into CSR.sync_tag. The CPU can
2092 // read this register to determine whether the
2093 // instruction has finished executing, and once read,
2094 // the register is automatically cleared.
2095 msgsend      rs
2096 // Send the information in rs to the message queue.
2097 msgwait      rs
2098 // Block instruction issue until a message is received
2099 // from the message queue, then store the message in rs
2100 .

```

**Figure 30: Synchronization Instructions**