

DNN Accelerator Architectures


ISCA Tutorial (2017)

Website: <http://eyeriss.mit.edu/tutorial.html>


Joel Emer, Vivienne Sze, Yu-Hsin Chen

Highly-Parallel Compute Paradigms


Temporal Architecture
(SIMD/SIMT)




Spatial Architecture
(Dataflow Processing)



Memory Access is the Bottleneck




Memory Access is the Bottleneck




Worst Case: all memory R/W are **DRAM** accesses

- Example: AlexNet [NIPS 2012] has **724M** MACs
→ **2896M** DRAM accesses required

Memory Access is the Bottleneck



Memory Access is the Bottleneck




Opportunities: **1** data reuse

Types of Data Reuse in DNN

Convolutional Reuse

CONV layers only
(sliding window)




Reuse: Activations
Filter weights

Types of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: Activations
Filter weights

Fmap Reuse

CONV and FC layers




Reuse: Activations

Types of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: Activations
Filter weights

Fmap Reuse


CONV and FC layers



Reuse: Activations


Filter Reuse

CONV and FC layers
(batch size > 1)



Reuse: Filter weights

Memory Access is the Bottleneck




Opportunities: ① data reuse

- ① Can reduce DRAM reads of **filter/fmap** by up to **500x****

** AlexNet CONV layers


Memory Access is the Bottleneck



Opportunities: **① data reuse ② local accumulation**

- ①** Can reduce DRAM reads of **filter/fmap** by up to **500x**
- ②** **Partial sum** accumulation does **NOT** have to access DRAM


Memory Access is the Bottleneck



Opportunities: **① data reuse ② local accumulation**

- ①** Can reduce DRAM reads of **filter/fmap** by up to **500×**
- ②** **Partial sum** accumulation does **NOT** have to access DRAM
 - Example: DRAM access in AlexNet can be reduced from **2896M** to **61M** (best case)


Spatial Architecture for DNN





Local Memory Hierarchy

- Global Buffer
- Direct inter-PE network
- PE-local memory (RF)

Processing Element (PE)




Low-Cost Local Data Access



Low-Cost Local Data Access


How to exploit ① data reuse and ② local accumulation with *limited* low-cost local storage?



Low-Cost Local Data Access

How to exploit ① data reuse and ② local accumulation
with *limited* low-cost local storage?


specialized processing dataflow required!



Dataflow Taxonomy

- Weight Stationary (WS)
- Output Stationary (OS)
- No Local Reuse (NLR)

Weight Stationary (WS)




- Minimize **weight** read energy consumption
 - maximize convolutional and filter reuse of weights
- Broadcast **activations** and accumulate **psums** spatially across the PE array.


WS Example: nn-X (NeuFlow)

A 3×3 2D Convolution Engine

activations




Output Stationary (OS)




- Minimize **partial sum** R/W energy consumption
 - maximize local accumulation
- Broadcast/Multicast **filter weights** and reuse **activations** spatially across the PE array

OS Example: ShiDianNao


Top-Level Architecture



PE Architecture




No Local Reuse (NLR)




- Use a **large global buffer** as shared storage
 - Reduce **DRAM** access energy consumption
- Multicast **activations**, single-cast **weights**, and accumulate **psums** spatially across the PE array

NLR Example: UCLA




NLR Example: TPU

Top-Level Architecture



Matrix Multiply Unit



Taxonomy: More Examples

- **Weight Stationary (WS)**

[Chakradhar, *ISCA* 2010] [nn-X (**NeuFlow**), *CVPRW* 2014]

[Park, *ISSCC* 2015] [**ISAAC**, *ISCA* 2016] [**PRIME**, *ISCA* 2016]

- **Output Stationary (OS)**

[Peemen, *ICCD* 2013] [**ShiDianNao**, *ISCA* 2015]

[Gupta, *ICML* 2015] [**Moons**, *VLSI* 2016]


- **No Local Reuse (NLR)**

[DianNao, *ASPLOS* 2014] [**DaDianNao**, *MICRO* 2014]

[Zhang, *FPGA* 2015] [**TPU**, *ISCA* 2017]


Energy Efficiency Comparison

- Same total area
- AlexNet CONV layers
- 256 PEs
- Batch size = 16



Energy Efficiency Comparison


- Same total area
- AlexNet CONV layers
- 256 PEs
- Batch size = 16





Energy-Efficient Dataflow: Row Stationary (RS)

- **Maximize** reuse and accumulation at **RF**
- Optimize for **overall** energy efficiency instead for *only* a certain data type



Row Stationary: Energy-efficient Dataflow





1D Row Convolution in PE





1D Row Convolution in PE



1D Row Convolution in PE




1D Row Convolution in PE



1D Row Convolution in PE

- Maximize row **convolutional reuse** in RF
 - Keep a **filter** row and **fmap** sliding window in RF
- Maximize row **psum** accumulation in RF




2D Convolution in PE Array




$$\begin{array}{c} \text{[Colorful 3x3 matrix]} \\ * \end{array} = \begin{array}{c} \text{[Red 3x3 matrix]} \end{array}$$

2D Convolution in PE Array




$$\begin{matrix} \text{Green Grid} \\ * \end{matrix} = \begin{matrix} \text{Blue Grid} \\ = \end{matrix} \begin{matrix} \text{Red Grid} \\ \text{Pink Grid} \end{matrix}$$

2D Convolution in PE Array



$$\begin{array}{c} \text{Green Grid} \\ \times \end{array} = \begin{array}{c} \text{Red Grid} \end{array}$$
$$\begin{array}{c} \text{Green Grid} \\ \times \end{array} = \begin{array}{c} \text{Red Grid} \end{array}$$


2D Convolution in PE Array



The diagram shows the result of the 2D convolution process. It consists of three small 3x3 grids. The first grid has green squares at the top-left and bottom-right corners, and blue squares elsewhere. The second grid has green squares at the top-left and bottom-right corners, and blue squares in the middle. The third grid has green squares at the top-left and bottom-right corners, and red squares in the middle.


$$\begin{matrix} \text{Green} & * & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \end{matrix} = \begin{matrix} \text{Red} & & \\ & \text{Red} & \\ & & \text{Red} \end{matrix}$$
$$\begin{matrix} \text{Green} & * & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \end{matrix} = \begin{matrix} \text{Red} & & \\ & \text{Red} & \\ & & \text{Red} \end{matrix}$$
$$\begin{matrix} \text{Green} & * & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \\ \text{Blue} & \text{Blue} & \text{Blue} \end{matrix} = \begin{matrix} \text{Red} & & \\ & \text{Red} & \\ & & \text{Red} \end{matrix}$$

Convolutional Reuse Maximized




Filter rows are reused across PEs **horizontally**

Convolutional Reuse Maximized



Fmap rows are reused across PEs diagonally

Maximize 2D Accumulation in PE Array



Partial sums accumulate across PEs **vertically**

Dimensions Beyond 2D Convolution


1 Multiple Fmaps

2 Multiple Filters

3 Multiple Channels

Filter Reuse in PE

1 Multiple Fmaps



2 Multiple Filters


3 Multiple Channels

Channel 1 Filter 1 Fmap 1 Psum 1
Row 1 * Row 1 = Row 1

Channel 1 Filter 1 Fmap 2 Psum 2
Row 1 * Row 1 = Row 1

Filter Reuse in PE

1 Multiple Fmaps



2 Multiple Filters

3 Multiple Channels

Channel 1

Filter 1

Row 1

Fmap 1

Row 1

Psum 1

Row 1

Channel 1

Filter 1

Row 1

Fmap 2

Row 1


Psum 2

Row 1

share the same filter row


Filter Reuse in PE

1 Multiple Fmaps



2 Multiple Filters

3 Multiple Channels




Processing in PE: concatenate fmap rows

$$\text{Channel 1} \quad \begin{array}{|c|} \hline \text{Filter 1} \\ \hline \text{Row 1} \\ \hline \end{array} * \begin{array}{|c|c|} \hline \text{Fmap 1 & 2} \\ \hline \text{Row 1} & \text{Row 1} \\ \hline \end{array} = \begin{array}{|c|c|} \hline \text{Psum 1 & 2} \\ \hline \text{Row 1} & \text{Row 1} \\ \hline \end{array}$$

Fmap Reuse in PE

1 Multiple Fmaps




2 Multiple Filters

	Filter 1	Fmap 1	Psum 1
Channel 1	Row 1	* Row 1	= Row 1
Channel 1	Filter 2	Fmap 1	Psum 2


3 Multiple Channels

Fmap Reuse in PE

1 Multiple Fmaps




2 Multiple Filters




Fmap Reuse in PE


1 Multiple Fmaps



2 Multiple Filters




Processing in PE: interleave filter rows



Channel Accumulation in PE

1 Multiple Fmaps




2 Multiple Filters

3 Multiple Channels


	Filter 1	Fmap 1	Psum 1
Channel 1	Row 1	* Row 1	= Row 1
Channel 2	Row 1	* Row 1	= Row 1

Channel Accumulation in PE

1 Multiple Fmaps




2 Multiple Filters




Channel Accumulation in PE


1 Multiple Fmaps




2 Multiple Filters



Processing in PE: interleave channels



DNN Processing – The Full Picture



Multiple **fmaps**:

$$\text{Filter 1} * \text{Fmap 1 & 2} = \text{Psum 1 & 2}$$

Multiple **filters**:

$$\text{Filter 1 & 2} * \text{Fmap 1} = \text{Psum 1 & 2}$$


Multiple **channels**:

$$\text{Filter 1} * \text{Fmap 1} = \text{Psum}$$

Map rows from **multiple fmaps**, **filters** and **channels** to same PE
to exploit other forms of reuse and local accumulation


Optimal Mapping in Row Stationary

CNN Configurations



Optimization
Compiler
(Mapper)

Hardware Resources



Row Stationary Mapping

Multiple fmaps:

$$\text{Filter 1} * \text{Fmap 1 \& 2} = \text{Psum 1 \& 2}$$


Multiple filters:

$$\text{Filter 1 \& 2} * \text{Fmap 1} = \text{Psum 1 \& 2}$$

Multiple channels:

$$\text{Filter 1} * \text{Fmap 1} = \text{Psum}$$

Computer Architecture Analogy




Dataflow Simulation Results

Evaluate Reuse in Different Dataflows




- **Weight Stationary**
 - Minimize movement of filter weights
- **Output Stationary**
 - Minimize movement of partial sums
- **No Local Reuse**
 - No PE local storage. Maximize global buffer size.
- **Row Stationary**

Evaluation Setup


- same total area
- 256 PEs
- AlexNet
- batch size = 16



Variants of Output Stationary


	OS_A	OS_B	OS_C
Parallel Output Region			
# Output Channels	Single	Multiple	Multiple
# Output Activations	Multiple	Multiple	Single
Notes	Targeting CONV layers		Targeting FC layers

Dataflow Comparison: CONV Layers




RS optimizes for the best **overall** energy efficiency

Dataflow Comparison: CONV Layers




RS uses 1.4x – 2.5x lower energy than other dataflows

Dataflow Comparison: FC Layers




RS uses at least 1.3× lower energy than other dataflows

Row Stationary: Layer Breakdown



Row Stationary: Layer Breakdown


Normalized
Energy
(1 MAC = 1)



RF dominates

Row Stationary: Layer Breakdown

Normalized
Energy
(1 MAC = 1)




CONV Layers

RF dominates

FC Layers

DRAM dominates


Row Stationary: Layer Breakdown




CONV layers dominate energy consumption!

Hardware Architecture for RS Dataflow

Eyeriss DNN Accelerator



Data Delivery with On-Chip Network




How to accommodate different shapes with fixed PE array?


64 bits

Logical to Physical Mappings

Replication





Folding



Logical to Physical Mappings

Replication



AlexNet
Layer 3-5



Physical PE Array

Folding


AlexNet
Layer 2



Physical PE Array

Unused PEs
are
Clock Gated

Data Delivery with On-Chip Network




Compared to Broadcast, **Multicast** saves >80% of NoC energy

64 bits

Chip Spec & Measurement Results

Technology	TSMC 65nm LP 1P9M
On-Chip Buffer	108 KB
# of PEs	168
Scratch Pad / PE	0.5 KB
Core Frequency	100 – 250 MHz
Peak Performance	33.6 – 84.0 GOPS
Word Bit-width	16-bit Fixed-Point
Natively Supported DNN Shapes	Filter Width: 1 – 32 Filter Height: 1 – 12 Num. Filters: 1 – 1024 Num. Channels: 1 – 1024 Horz. Stride: 1–12 Vert. Stride: 1, 2, 4



To support 2.66 GMACs [8 billion 16-bit inputs (**16GB**) and 2.7 billion outputs (**5.4GB**)], only requires **208.5MB** (buffer) and **15.4MB** (DRAM)

Summary of DNN Dataflows

- **Weight Stationary**
 - Minimize movement of filter weights
 - Popular with processing-in-memory architectures
- **Output Stationary**
 - Minimize movement of partial sums
 - Different variants optimized for CONV or FC layers
- **No Local Reuse**
 - No PE local storage → maximize global buffer size
- **Row Stationary**
 - Adapt to the NN shape and hardware constraints
 - Optimized for overall **system energy efficiency**

Fused Layer

- Dataflow across multiple layers

