

Exhibit CC-87

Document title: M88DR5RCD02 (Gen2 DDR5 RCD) | Montage Technology

Capture URL: https://www.montage-tech.com/Memory_Interface/DDR5/M88DR5RCD02

Page loaded at (UTC): Wed, 05 Aug 2026 04:41:35 GMT

Capture timestamp (UTC): Wed, 05 Aug 2026 04:41:36 GMT

Capture tool: 11.2.1

Collection server IP: 54.145.42.72

Browser engine: Mozilla/5.0 (X11; Linux x86_64) AppleWebKit/537.36 (KHTML, like Gecko) @page-vault/browser/11.2.1 Chrome/148.0.7778.280 Safari/537.36

Operating system: Linux (Node 24.18.0)

PDF length: 3

Capture ID: kLpKRX1LusRRNgPmCiZp55


Display Name: Alan.Man

[Home](#) / [Memory Interface](#) / [DDR5 Products](#) / [M88DR5RCD02 \(Gen2 DDR5 RCD\)](#)

M88DR5RCD02 (Gen2 DDR5 RCD)

Product Description

M88DR5RCD02 is a Gen2 DDR5 Registering Clock Driver (RCD02) with a maximum data rate of 5600MT/s. Compliant with the latest JEDEC DDR5RCD02 specification, the RCD02 contains two separate channels and supports 1.1V VDD supply. It is designed for use on DDR5 RDIMMs to enable memory systems with higher capacity and lower power consumption for data-intensive applications.



Feature

- Compliant with the latest JEDEC DDR5RCD02 specification
- Speed up to 5600MT/s
- 1.1V VDD and 1.0V VDDIO voltages
- Two channel 1:2 registering buffer for address and control signals
- Integrated PLL clock driver distributing one differential clock pair to five differential pairs per channel
- Dual chip selects
- Parity checking across CA and DPAR separately on two sub-channels
- Output characteristics configurable through control registers
- CA, CS and DFE training mode
- Sideband bus interface supporting I²C and I³C Basic modes
- Power saving modes: PDE power down, Self refresh w/wo Clock Stop modes
- Green package: 240-ball FCBGA


Application

- DDR5 RDIMM

Document Download

 [M88DR5RCD02 Flyer](#)

[Contact Us](#)



Feature

- Compliant with the latest JEDEC DDR5RCD02 specification
- Speed up to 5600MT/s
- 1.1V VDD and 1.0V VDDIO voltages
- Two channel 1:2 registering buffer for address and control signals
- Integrated PLL clock driver distributing one differential clock pair to five differential pairs per channel
- Dual chip selects
- Parity checking across CA and DPAR separately on two sub-channels
- Output characteristics configurable through control registers
- CA, CS and DFE training mode
- Sideband bus interface supporting I²C and I³C Basic modes
- Power saving modes: PDE power down, Self refresh w/wo Clock Stop modes
- Green package: 240-ball FCBGA

Application

- DDR5 RDIMM

Document Download

 [M88DR5RCD02 Flyer](#)

[Contact Us](#)


a=f.i

accelerating with focus & innovation

ABOUT US

[Corporate Overview](#)
[Press Releases](#)
[Awards](#)
[Contact Us](#)

PRODUCTS

[Memory Interface](#)
[DDR5 PMIC, SPD & TS](#)
[PCIe® Retimer](#)
[CXL® Memory eXpander
Controller](#)
[Clock Chips](#)
[Jintide® Platform](#)

CAREERS

[Open Positions](#)

IR

[Announcements & Circulars](#)
[Regular Reports](#)
[Corporate Governance](#)
[ESG](#)
[Investor Service](#)