

PUBLIC
EXHIBIT 51

U.S. Patent No. 8,507,983 Domestic Industry Chart


Title: High voltage device


Inventors: Guowei Zhang, Purakh Raj Verma


Abstract: A device is disclosed. The device includes a substrate prepared with an active device region. The active device region includes a gate. The device also includes a doped channel well disposed in the substrate adjacent to a first edge of the gate. The first edge of the gate overlaps the channel well with a channel edge of the channel well beneath the gate. The first edge of the gate and channel edge defines an effective channel length of the device. The effective channel length is self-aligned to the gate. A doped drift well adjacent to a second edge of the gate is also included.


Claim	'983 Domestic Industry Products
[1pre] A device comprising:	The '983 Domestic Industry Products include products manufactured using GlobalFoundries' CMHV7SF technology.¹ To the extent the preamble is limiting, the '983 Domestic Industry Products comprise a device. For example, the image below shows an example of a Lateral Diffused nFET MOS device manufactured using GlobalFoundries' CMHV7SF process.

¹ GlobalFoundries reserves the right to identify different or additional '983 Domestic Industry Products and amend or supplement these charts after further investigation and discovery, claim construction, or other meriting circumstances.

Claim	'983 Domestic Industry Products
	
[1a] a substrate prepared with an active device region, wherein the active device region includes a gate, the gate including a gate electrode over a gate dielectric;	The '983 Domestic Industry Products comprises a substrate prepared with an active device region, wherein the active device region includes a gate, the gate including a gate electrode over a gate dielectric. For example, the images below illustrates an active region that includes a gate, and the gate includes a gate electrode over a gate dielectric.

Claim	'983 Domestic Industry Products
	 ct

Claim	'983 Domestic Industry Products
[1b] a doped channel well disposed in the substrate adjacent to a first edge of the gate, the first edge of the gate overlaps the channel well with a channel edge of the channel well beneath the gate, the first edge of the gate and channel edge beneath the gate define a channel of the device, wherein the channel is displaced from a first heavily doped region adjacent to the first edge of the gate; and	The '983 Domestic Industry Products comprise a doped channel well disposed in the substrate adjacent to a first edge of the gate, the first edge of the gate overlaps the channel well with a channel edge of the channel well beneath the gate, the first edge of the gate and channel edge beneath the gate define a channel of the device, wherein the channel is displaced from a first heavily doped region adjacent to the first edge of the gate. For example, the images below illustrates a channel with length “L” that is displaced from a heavily doped region adjacent to the edge of the gate. While the annotated image above shows an example of a nFET transistor, the image below shows an example of a pFET transistor (e.g., such that the doping profile in certain wells is reversed). 

Claim	
	
[1c] a doped drift well adjacent to a second edge of the gate.	The '983 Domestic Industry Products comprise a doped drift well adjacent to a second edge of the gate. For example, the annotated image above (<i>see</i> limitation [1b]) shows a doped drift well adjacent to the second (left) edge of the gate.

Claim	'983 Domestic Industry Products
	