

Exhibit 29

Claim Chart for the Practice of Independent Claims 1, 2, 40, 45, 53, 67, and 68 of Complainant Vicor Corporation's United States Patent No. 10,903,734 by Infineon VPD and Circuit Board Assemblies and Computing Systems Containing the Same¹

Claim 1

#	Limitation	Practice Evidence
1.pre	A method of powering a semiconductor device having power input terminals, the method comprising:	The Infineon VPD practices “[a] method of powering a semiconductor device having power input terminals.”

¹ The following analysis of TDM24545S is applicable to all other equivalent Infineon power modules as well as to circuit board assemblies and computing systems containing the same. The TDM24545S and its equivalent Infineon power modules, together with Infineon's compatible circuit board assemblies and computing systems, are referred to as the Infineon VPD herein.


1.pre		
-------	--	--

1.a	providing a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells,	The Infineon VPD practices a method comprising “providing a power conversion module having conversion circuitry [red] arranged in a multi-cell structure having a plurality of conversion cells [blue].” Each individual Infineon TDM24545S Quad-Phase power module (hereafter, the “TDM”) is a power conversion module.   
-----	--	--


--	--	--

--	--	--

PUBLIC VERSION

1.b	each conversion cell including one or more converter output terminals,	The Infineon VPD practices a method comprising “each conversion cell including one or more converter output terminals [purple]. 
-----	--	---


PUBLIC VERSION



1.c	the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminal of the plurality of conversion cells at a second lower voltage,	The Infineon VPD practices a method comprising “the conversion circuitry being configured to convert power received at a first voltage [red] for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage [green].” 
-----	---	---


--	--	--

PUBLIC VERSION


--	--	--

1.d	the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals	The Infineon VPD practices a method comprising “the converter output terminals being arranged in a first pattern [blue] having a first spacing [yellow] between the converter output terminals.” 
-----	--	---

1.e	providing an interconnection module having x-input terminals arranged on a first side of the interconnection module in a pattern configured to align with the first pattern of converter output terminals, and	The Infineon VPD practices a method comprising “providing an interconnection module [purple] having x-input terminals [green] arranged on a first side [orange] of the interconnection module in a pattern configured to align with the first pattern of converter output terminals.” Module (Vertical) - Positions modules directly under processor, further shortening current path - PDN losses exceed 100W for GPU currents beyond 2500 – 3000A Lumped PDN = 10-15μΩ   Power Density: 2.0A/mm² Ex 30C at 43
-----	--	--


1.f	x-output terminals arranged on a surface of a second opposite side of the interconnection module in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals,	The Infineon VPD practices a method comprising “x-output terminals arranged on a surface of a second opposite side [yellow] of the interconnection module in a second pattern [red] configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals [orange].”  Infineon Talks Powering AI and Infrastructure Ex 30C at 70. The fine spacing of the land grid array can be seen enhanced in the image below:
-----	--	---

PUBLIC VERSION


			
		Ex 30C at 70.	

PUBLIC VERSION

1.g	the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals;	The Infineon VPD practices a method comprising “the second spacing [orange] being different than the first spacing [yellow], the x-input terminals [green] being electrically connected to the x-output terminals [red].”
-----	--	---





Ex 30C at 43. The red arrow points to the opposite side of the component.




Infineon Talks Powering AI and Infrastructure

Ex 30C at 70.

1.h	assembling the power conversion module to the first side of the interconnection module with each converter output terminal mated with and electrically connected to a respective x-input terminal;	The Infineon VPD practices a method comprising “assembling the power conversion module [red] to the first side [orange] of the interconnection module [purple] with each converter output terminal mated with and electrically connected to a respective x-input terminal [green].”  The diagram illustrates a vertical module assembly. At the top, a purple box labeled 'SCC' sits on a blue box labeled 'substrate'. Below the substrate is a green horizontal bar labeled 'Motherboard'. Three green arrows point from the motherboard to three grey rectangular components. Below these components are three red arrows pointing upwards. To the right, two orange arrows point from the motherboard to the right. The text 'Lumped PDN = 10-15μΩ' is on the left. The bottom of the diagram has a dark blue background with green dots and the text 'Module (Vertical)'. Module (Vertical) — Positions modules directly under processor, further shortening current path — PDN losses exceed 100W for GPU currents beyond 2500 – 3000A Ex 30C at 39
-----	--	--

1.i	in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals,	The Infineon VPD practices a method comprising “in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals”  Infineon Talks Powering AI and Infrastructure Ex 30C at 70.
-----	---	---

1.j	wherein the power conversion module and the interconnection module are stacked to form a module sandwich including the power conversion module in a first layer, electrical connections between the converter output terminals and the x-input terminals in a second layer, and the interconnection module in a third layer.	The Infineon VPD practices a method comprising “wherein the power conversion module [red] and the interconnection module [purple] are stacked to form a module sandwich including the power conversion module [red] in a first layer, electrical connections between the converter output terminals and the x-input terminals [green] in a second layer, and the interconnection module [purple] in a third layer.”  Ex 30C at 39
-----	---	---

Claim 2

#	Limitation	Practice Evidence
---	------------	-------------------

PUBLIC VERSION


2.pre	A method of powering a semiconductor device, including at least one semiconductor die having a plurality of die power input terminals arranged on a surface of the die and having edges of the semiconductor die defining a die footprint, the semiconductor device having power input terminals arranged within the footprint of the die, the method comprising:	The Infineon VPD practices a method comprising “[a] method of powering a semiconductor device, including at least one semiconductor die having a plurality of die power input terminals arranged on a surface of the die and having edges of the semiconductor die defining a die footprint, the semiconductor device having power input terminals arranged within the footprint of the die, the method comprising:” 
-------	--	---


PUBLIC VERSION

2.a	providing a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells,	The Infineon VPD practices a method comprising “providing a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells.” <i>See 1.a.</i>
2.b	each conversion cell including one or more converter output terminals,	The Infineon VPD practices a method comprising “each conversion cell including one or more converter output terminals.” <i>See 1.b.</i>
2.c	the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage,	The Infineon VPD practices a method comprising “the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage.” <i>See 1.c.</i>
2.d	the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals;	The Infineon VPD practices a method comprising “the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals.” <i>See 1.d.</i>

PUBLIC VERSION

2.e	providing an interconnection module having x-input terminals arranged on a first side of the interconnection module in a pattern configured to align with the first pattern of converter output terminals, and	The Infineon VPD practices a method comprising “providing an interconnection module having x-input terminals arranged on a first side of the interconnection module in a pattern configured to align with the first pattern of converter output terminals.” <i>See 1.e.</i>
-----	--	---

2.f	x-output terminals arranged on a surface of a second opposite side of the interconnection module in a second pattern arranged within the die footprint and configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals,	The Infineon VPD practices a method comprising “x-output terminals [red] arranged on a surface of a second opposite side of the interconnection module in a second pattern arranged within the die footprint and configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals.”  Infineon Talks Powering AI and Infrastructure Ex 30C at 70. The second spacing of the land grid array can be seen enhanced in the image below:
-----	--	---

		 Ex 30C at 70. <i>See</i> 1.f.
2.g	the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals;	The Infineon VPD practices a method comprising “the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals.” <i>See</i> 1.g.

PUBLIC VERSION

2.h	assembling the power conversion module to the first side of the interconnection module with each converter output terminal mated with and electrically connected to a respective x-input terminal;	The Infineon VPD practices a method comprising “assembling the power conversion module to the first side of the interconnection module with each converter output terminal mated with and electrically connected to a respective x-input terminal.” <i>See 1.h.</i>
2.i	wherein the interconnection module is configured to provide electrical and mechanical translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern;	The Infineon VPD practices a method comprising “wherein the interconnection module is configured to provide electrical and mechanical translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern.” <i>See 1.i.</i>

PUBLIC VERSION

2.j	wherein the power conversion module and the interconnection module are stacked to form a module sandwich including the power conversion module in a first layer, electrical connections between the converter output terminals and the x-input terminals in a second layer, and the interconnection module in a third layer.	The Infineon VPD practices a method comprising “wherein the power conversion module and the interconnection module are stacked to form a module sandwich including the power conversion module in a first layer, electrical connections between the converter output terminals and the x-input terminals in a second layer, and the interconnection module in a third layer.” <i>See 1.j.</i>
-----	--	---

Claim 40

#	Limitation	Practice Evidence
40.pre	An apparatus comprising:	The TDM Module is part of an “[a]n apparatus.” <i>See 1.pre.</i>
40.a	a semiconductor device having power input terminals;	The TDM Module is part of an apparatus comprising “a semiconductor device having power input terminals.” <i>See 2.pre.</i>
40.b	a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells,	The TDM Module is part of an apparatus comprising “a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells.” <i>See 1.a.</i>
40.c	each conversion cell including one or more converter output terminals,	The TDM Module is part of an apparatus comprising “each conversion cell including one or more converter output terminals.” <i>See 1.b.</i>
40.d	the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage,	The TDM Module is part of an apparatus comprising “the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage.” <i>See 1.c.</i>

PUBLIC VERSION

#	Limitation	Practice Evidence
40.e	the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals; and	The TDM Module is part of an apparatus comprising “the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals.” <i>See 1.d.</i>
40.f	an interconnection module having x-input terminals arranged on a first surface of the interconnection module in a pattern configured to align with the first pattern of converter output terminals, and	The TDM Module is part of an apparatus comprising “an interconnection module having x-input terminals arranged on a first surface of the interconnection module in a pattern configured to align with the first pattern of converter output terminals.” <i>See 1.e.</i>
40.g	x-output terminals arranged on a second surface in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals,	The TDM Module is part of an apparatus comprising “x-output terminals arranged on a second surface in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals.” <i>See 1.f.</i>
40.h	the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals;	The TDM Module is part of an apparatus comprising “the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals.” <i>See 1.g.</i>

PUBLIC VERSION


#	Limitation	Practice Evidence
40.i	the converter output terminals of the power conversion module being mated with and electrically connected to respective x-input terminals of the interconnection module;	The TDM Module is part of an apparatus comprising “the converter output terminals of the power conversion module being mated with and electrically connected to respective x-input terminals of the interconnection module.” <i>See 1.h.</i>
40.j	wherein the interconnection module is configured to provide electrical and mechanical translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern;	The TDM Module is part of an apparatus “wherein the interconnection module is configured to provide electrical and mechanical translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern.” <i>See 1.i.</i>
40.k	wherein the power conversion module and the interconnection module are stacked with the power conversion module located at a first level, electrical connections between the converter output terminals and the x-input terminals at a second level, and the interconnection module at a third level.	The TDM Module is part of an apparatus “wherein the power conversion module and the interconnection module are stacked with the power conversion module located at a first level, electrical connections between the converter output terminals and the x-input terminals at a second level, and the interconnection module at a third level.” <i>See 1.j.</i>

Claim 45


#	Limitation	Practice Evidence
45.pre	A method of powering a semiconductor device having power input terminals, the method comprising:	The TDM Module practices “[a] method of powering a semiconductor device having power input terminals.” <i>See 2.pre.</i>
45.a	providing a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells,	The TDM Module practices a method comprising “providing a power conversion module having conversion circuitry arranged in a multi-cell structure having a plurality of conversion cells.” <i>See 1.a.</i>
45.b	each conversion cell including one or more converter output terminals,	The TDM Module practices a method comprising “each conversion cell including one or more converter output terminals.” <i>See 1.b.</i>
45.c	the conversion circuitry being configured to convert power received at a first voltage for delivery via the	The TDM Module practices a method comprising “the conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals of the plurality of conversion cells at a second lower voltage.” <i>See 1.c.</i>

PUBLIC VERSION

#	Limitation	Practice Evidence
	converter output terminals of the plurality of conversion cells at a second lower voltage,	
45.d	the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals;	The TDM Module practices a method comprising “the converter output terminals being arranged in a first pattern having a first spacing between the converter output terminals.” <i>See 1.d.</i>
45.e	providing an interconnection module having x-input terminals arranged on a first surface of the interconnection module in a pattern configured to align with the first pattern of converter output terminals, and	The TDM Module practices a method comprising “providing an interconnection module having x-input terminals arranged on a first surface of the interconnection module in a pattern configured to align with the first pattern of converter output terminals, and” <i>See 1.e.</i>
45.f	x-output terminals arranged on a second surface in a second pattern	The TDM Module practices a method comprising “x-output terminals arranged on a second surface in a second pattern configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals.”

#	Limitation	Practice Evidence
	configured to align with the power input terminals of the semiconductor device, the second pattern having a second spacing between x-output terminals,	<i>See 1.f.</i>
45.g	the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals;	The TDM Module practices a method comprising “the second spacing being different than the first spacing, the x-input terminals being electrically connected to the x-output terminals.” <i>See 1.g.</i>
45.h	providing a plurality of conductive pillars for electrically connecting the converter output terminals with respective x-input terminals;	The TDM Module practices a method comprising “providing a plurality of conductive pillars [orange] for electrically connecting the converter output terminals [blue] with respective x-input terminals [green].”  Ex 30C at 39

--	--	--	--


#	Limitation	Practice Evidence
45.i	assembling the power conversion module to the interconnection module with each converter output terminal aligned with and electrically connected to a respective x-input terminal by a respective one of the conductive pillars;	The TDM Module practices a method comprising “assembling the power conversion module to the interconnection module with each converter output terminal aligned with and electrically connected to a respective x-input terminal by a respective one of the conductive pillars [orange].”  Lumped PDN = 10-15$\mu\Omega$ SOC substrate Motherboard Ex 30C at 39 See 1.h.
45.j	wherein the interconnection module is configured to provide electrical and mechanical	The TDM Module practices a method “wherein the interconnection module is configured to provide electrical and mechanical translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern.” See 1.i.

#	Limitation	Practice Evidence
	translation between the converter output terminals arranged in the first pattern and the power input terminals of the semiconductor device arranged in the second pattern;	
45.k	wherein the power conversion module and the interconnection module are stacked to form a module sandwich including the power conversion module in a first layer, the conductive pillars connecting the converter output terminals and the x-input terminals in a second layer, and the interconnection module in a third layer; and	The TDM Module practices a method “wherein the power conversion module and the interconnection module are stacked to form a module sandwich including the power conversion module in a first layer, the conductive pillars connecting the converter output terminals and the x-input terminals in a second layer, and the interconnection module in a third layer.” <i>See 1.j.</i>

#	Limitation	Practice Evidence
45.1	wherein the x-output terminals are arranged with alternating polarities to reduce interconnection inductance.	The TDM Module practices a method “wherein the x-output terminals are arranged with alternating polarities to reduce interconnection inductance.” The TDM provides “a new inductor technology to enable lower profile and therefore, true vertical power delivery. Additionally, the TDM2454xx has a footprint conducive to VPD systems enabling module tiling and improving current flow.” 30C at 18.

Claim 53


#	Limitation	Practice Evidence
53.pre	An apparatus for delivering power vertically to a semiconductor die, the die having a plurality of semiconductor power input terminals arranged on a surface of the semiconductor die and having edges of the semiconductor die defining a die footprint, the apparatus comprising:	The TDM Module is part of “[a]n apparatus for delivering power vertically to a semiconductor die, the die having a plurality of semiconductor power input terminals arranged on a surface of the semiconductor die and having edges of the semiconductor die defining a die footprint.” <i>See 2.pre.</i> The TDM Module is part of “[a]n apparatus for delivering power vertically to a semiconductor die.”


		
--	--	---

PUBLIC VERSION


#	Limitation	Practice Evidence
53.a	switching power conversion circuitry arranged on a first substrate having a plurality of switching power conversion cells and a plurality of converter output terminals,	The TDM Module is part of an apparatus comprising “switching power conversion circuitry arranged on a first substrate having a plurality of switching power conversion cells and a plurality of converter output terminals.” <i>See 49.b, 1.a, 1.b.</i>
53.b	the switching power conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals at a second lower voltage;	The TDM Module is part of an apparatus comprising “the switching power conversion circuitry being configured to convert power received at a first voltage for delivery via the converter output terminals at a second lower voltage.” <i>See 1.c.</i>
53.c	translation interconnections including X-input terminals configured and arranged to align with and electrically connect to the converter output terminals,	The TDM Module is part of an apparatus comprising “translation interconnections including X-input terminals configured and arranged to align with and electrically connect to the converter output terminals.” <i>See 1.e.</i>
53.d	a plurality of X-output terminals configured and arranged with alternating polarities to align with respective power input	The TDM Module is part of an apparatus comprising “a plurality of X-output terminals configured and arranged with alternating polarities to align with respective power input terminals of the semiconductor die.” <i>See 1.f, 45.l.</i>

PUBLIC VERSION

	terminals of the semiconductor die, and	
53.e	a plurality of vertical conductors to make electrical connections to the X-output terminals;	The TDM Module is part of an apparatus comprising “a plurality of vertical conductors to make electrical connections to the X-output terminals.” 


		 Ex 30C at 43.
53.f	a capacitive array arranged between the power conversion circuitry and the semiconductor die and electrically connected to the translation interconnections to provide energy storage;	The TDM Module is part of an apparatus comprising “a capacitive array [blue] arranged between the power conversion circuitry [red] and the semiconductor die [green] and electrically connected to the translation interconnections [purple] to provide energy storage.”


Four-Phase Module² with
Embedded Input / Output
Capacitors (10 x 9 x 5 mm)



TDM24545S Capacitor Layer

Ex 30C at 34

		 Ex 30C at 39
53.g	wherein the translation interconnections are configured to provide electrical and mechanical translation between the converter output terminals and the power input terminals of the semiconductor die;	The TDM Module is part of an apparatus “wherein the translation interconnections are configured to provide electrical and mechanical translation between the converter output terminals and the power input terminals of the semiconductor die.” <i>See 1.i.</i>
53.h	wherein the switching power conversion circuitry, the translation interconnections, and the capacitive array, are each configured and arranged within a respective footprint configured to occupy substantially all of the die footprint, and are together configured and arranged to form a vertical stack configured to occupy substantially all of the die footprint.	The TDM Module is part of an apparatus “wherein the switching power conversion circuitry [red], the translation interconnections [purple], and the capacitive array [blue], are each configured and arranged within a respective footprint configured to occupy substantially all of the die footprint, and are together configured and arranged to form a vertical stack configured to occupy substantially all of the die footprint.” The first image below shows a diagram showing the power conversion circuitry. The last images show the vertical arrangement of the TDM, arranged in a vertical stack configured to occupy substantially all of the die footprint.



--	--	--	--


--	--	--

With respect to Claims 67 and 68, Infineon supplies its OptiMOS power modules, including the TDM2454xx devices charted herein (e.g., the TDM24545S), to Delta Electronics, Inc. (“Delta”). Delta incorporates those modules into Delta’s own VPD power modules for sale and deployment in at least data-center and AI-accelerator applications. Infineon has publicly described a collaboration with Delta to develop high-density modules for vertical power delivery to AI processors in hyperscale data centers, and has stated that Infineon devices are being utilized by Delta to develop VPD modules. Ex 30C at 71-75

Delta is a direct infringer of Claims 67 and 68 of the ’734 Patent. As shown in the attached chart comparing those claims to Delta’s VPD modules, Delta’s VPD modules, which contain and are built around the accused Infineon OptiMOS modules, satisfy each limitation of Claims 67 and 68. At least as of the filing of this complaint, Infineon has actual knowledge of the ’734 Patent.

Induced infringement (35 U.S.C. § 271(b))


Infineon actively induces Delta’s direct infringement of Claims 67 and 68.



Continued supply and promotion after notice of this complaint constitutes ongoing inducement.

Contributory infringement (35 U.S.C. § 271(c))

Infineon contributes to Delta’s infringement of Claims 67 and 68 by importing, selling for importation, and selling after importation the accused OptiMOS modules, including the TDM2454xx / TDM24545S.



At least as of this complaint, Infineon knows of the '734 Patent and knows that the accused modules are especially adapted for that infringing use.

Claim 67

#	Limitation	Practice Evidence
67.pre	A vertical power delivery apparatus for a semiconductor die, the semiconductor die having a plurality of semiconductor power input terminals arranged on a surface of the semiconductor die and having edges of the semiconductor die defining a die footprint;	Delta directly infringes Claim 67.pre. <i>See</i> Exhibit 27 ² , 67.pre.
67.a	the vertical power delivery apparatus comprising in a vertical stack configured to occupy, in whole or in part, the die footprint, the vertical stack comprising:	Delta directly infringes Claim 67.a. <i>See</i> Exhibit 27, 67.a.
67.b	(a) point-of-load (“POL”) switching power conversion circuitry (i)	Delta directly infringes Claim 67.b. <i>See</i> Exhibit 27, 67.b.

² Claim Chart for the Practice of Independent Claims 1, 2, 40, 45, 49, 53, 67, and 68 of Complainant Vicor Corporation’s United States Patent No. 10,903,734 by Delta VPD Module and Circuit Board Assemblies and Computing Systems Containing the Same

PUBLIC VERSION

#	Limitation	Practice Evidence
	arranged on a substrate within a conversion footprint, (ii) including a plurality of switching power conversion cells connected in parallel to convert power from an input at an input voltage for delivery to the semiconductor power input terminals at a die voltage,	
67.c	(iii) the input voltage being at least five times higher than the die voltage, and (iv) the conversion footprint being configured to occupy, in whole or in part, the die footprint;	Delta directly infringes Claim 67.c. <i>See</i> Exhibit 27, 67.c.
67.d	(b) interdigitated output terminals (i) electrically connected to receive power from the switching power conversion cells, (ii) configured within a terminal footprint to match the plurality of semiconductor power input terminals, (iii) the terminal footprint being configured to occupy, in whole or in part, the die footprint; and	Delta directly infringes Claim 67.d. <i>See</i> Exhibit 27, 67.d.

PUBLIC VERSION

#	Limitation	Practice Evidence
67.e	(c) a capacitive array (i) arranged between the power conversion circuitry and the semiconductor die, (ii) within a filter footprint configured to occupy, in whole or in part, the die footprint and (iii) electrically connected to the interdigitated output terminals.	Delta directly infringes Claim 67.e. <i>See</i> Exhibit 27, 67.e.

Claim 68

#	Limitation	Practice Evidence
68.pre	A vertical power delivery apparatus for a semiconductor die, the semiconductor die having a plurality of semiconductor power input terminals arranged on a surface of the semiconductor die and having edges of the semiconductor die defining a die footprint;	Delta directly infringes Claim 68.pre. <i>See</i> Exhibit 27, 68.pre.
68.a	the vertical power delivery apparatus comprising in a vertical stack configured to occupy, in whole or in part,	Delta directly infringes Claim 68.a. <i>See</i> Exhibit 27, 68.a.

PUBLIC VERSION

#	Limitation	Practice Evidence
	the die footprint, the vertical stack comprising:	
68.b	(a) point-of-load (“POL”) switching power conversion circuitry (i) arranged on a substrate within a conversion footprint, (ii) including a plurality of switching power conversion cells connected in parallel to convert power from an input at an input voltage to the semiconductor power input terminals at a die voltage,	Delta directly infringes Claim 68.b. <i>See</i> Exhibit 27, 68.b.
68.c	(iii) the input voltage being at least five times higher than the die voltage, (iv) the conversion footprint being configured to occupy, in whole or in part, the die footprint;	Delta directly infringes Claim 68.c. <i>See</i> Exhibit 27, 68.c.
68.d	(b) interdigitated output terminals (i) electrically connected to receive power from the switching power conversion cells, (ii) configured within a terminal footprint to match the plurality of	Delta directly infringes Claim 68.d. <i>See</i> Exhibit 27, 68.d.

PUBLIC VERSION

#	Limitation	Practice Evidence
	semiconductor power input terminals, (iii) the terminal footprint being configured to occupy, in whole or in part, the die footprint;	
68.e	(c) a capacitive array (i) arranged between the power conversion circuitry and the semiconductor die, (ii) within a filter footprint configured to occupy, in whole or in part, the die footprint, and (iii) electrically connected to the interdigitated output terminals; and	Delta directly infringes Claim 68.e. <i>See</i> Exhibit 27, 68.e.
68.f	(d) a plurality of vertical conductors arranged within the die footprint to connect the interdigitated output terminals to the switching power conversion cells.	Delta directly infringes Claim 68.f. <i>See</i> Exhibit 27, 68.f.