


Universal Gates relaisation example:


Code:




```

1 module uni_gates(y,a,b);
2   input a,b;
3   output y;
4   wire wl;
5   assign wl = ~(a & b);
6   assign y = ~wl;
7
8 end module

```





The screenshot shows a Verilog code editor with the following tabs: Project Summary, Schematic, mux.v, uni_gates, and uni_gates.v*. The file path is C:/RTL100days/RTL100days/RTL100days.srcs/sources_1/new/uni_gates.v. The code is as follows:

```
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 //////////////////////////////////////  
21  
22 module uni_gates(y,a,b);  
23     input a,b;  
24     output y;  
25     //NOT gate using NAND  
26     assign y=~(a&a);  
27 endmodule
```

