Haoyu Zhang, Li-Wei Li

Abstract

This project implements the theory of pipeline form textbook in a set of program. And try to simulate the circuit by Verilog and ModelSim.

PIPELINED MIPS CPU

COMPUTER ARCHITECTURE FINAL PROJECT

Contents

[Introduction 2](#_Toc452208480)

[Simulation Result 3](#_Toc452208481)

1. lw

2. beq

3. or

4. j

[Structure of the Program 9](#_Toc452208482)

[Conclusion 11](#_Toc452208483)

[Appendix 12](#_Toc452208484)

1. datapath

2. instr\_mem.txt

3. reg.txt

4. data\_mem.txt

[Reference 18](#_Toc452208485)

# Introduction

Through using Verilog and ModelSim, this project implements pipelined MIPS CPU. The datapath (see Appendix 1) shows the design of the project including four pipelines, a register, and a memory which are explained in textbook p.325 figure 4.65. There are five stages which are separated by four pipelines. The five stages are instruction fetch (IF), Instruction decode (ID), execution (EX), memory (MEM), and write back (WB). In this design, one clock cycle is 20 ns; every signal is triggered at a positive edge.

The data of register, memory, and the set of instruction are read from the text file (see Appendix 2). The three text files (instr\_mem.txt, reg.txt, data\_mem.txt) are read by readmemh() in the testbench, which is used to read data from a file and save data into memory, so we can see every line as one byte.

To prove this program’s correctness, I will show the simulation of four instructions, lw, beq, or, and j. These four instructions represent four different instruction formats. If this program gets correct results, I can assume that this program can correctly execute every instruction which belongs to one of these four formats.

# Simulation Result

This section will prove the program is correct by analyzing instructions and data. There are four instructions (lw, beq, or, and j), which represent four different formats in MIPS.

1. lw

The first instruction is lw $s1, $t7, 0.

// lw $t7, $s1, 0

00


00

2F

8E

In theory, this instruction will go to register s1 and get its value. After shifting the value 0 bit, the program will enter data memory to fetch the data according to the shifting result. And put the result into register t7. After calculating, the program should get s1 (0000\_0002), and then shift 0 bit (still is 0000\_0002), next, enter the data memory and get the data (00 00 01 00), in final, sent back the data to register.

The following figure is the result of lw’s simulation. The red boxes show the result of five levels pipeline; the blue box shows the signal of MemRead, which is 1.



**Figure 1.** The red boxes show the result of five levels pipeline; the blue box shows the signal of MemRead, which is 1.

We can see that the content of the 32 bits wire - IF\_Instruction – is 8e2f0000h, which is the same as the first instruction. 8e2f0000h can be translated to 1000 1110 0010 1111 0000 0000 0000 0000 0000b. According to the textbook, we can divide every bit into different fields (table 1).

**Table 1.** Load/store instruction format. Instruction format for load (opcode == 35d). The register rs is the base register that is added to the 16-bit address field to form the memory address. Register rt is the destination register for the loaded value.[1]

|  |  |  |  |
| --- | --- | --- | --- |
| 100011b = 35d | 10001 | 01111 | 0000000000000000 |
| lw | rs = 17d | rt = 15d | address |

In the second level, instruction decode, ID\_RN1 is rs (10001b = 17d); ID\_RN2 is rt (01111b = 15d). These two signals enter register memory and send two data (ID\_RD1, ID\_RD2) out. In figure1, ID\_RD1 is 02h; ID\_RD2 is 15h. To prove these two data is correct, we can check the reg.txt (see Appendix 2). The 17th data (ID\_RN1) in reg.txt is 0000\_0002, and the 15th data in reg.txt is 0000\_0015.

In the third level (execution level), the result of ALU is 02h. After filtering by the multiplexer, which is control by a shift wire which is used to determine whether the result of the execution level is a shifted address or the data coming from registers, the result of the third level is 02h. According to what we learned from the class, for lw instruction, the result of the EX stage should come from the shift address, however, in this case, the shift bit is 0, therefore, the result is 02h.

In memory part, due to this is a load instruction, it does not need to write data into the memory (Mem\_Write == 0), but it should read data from the memory (Mem\_Read == 1). The address we want to read from the memory is delivered by EXMEN\_result, which is 0000\_0002. In mem.txt, the data of 0000\_0002 is 00 00 01 00h. 0100h is as same as the result in figure 1.

In the last level, write back, the MemWB\_MemtoReg wire controls the multiplexer to decide the write back data comes from the data memory or execution result. The job of a load instruction is loading the target data, whose address is determined by the instruction, from memory. What the program send back to register is 0100h, which is as same as what we expected early.

1. beq

The next instruction is beq $s1, $s2, 3.

// beq $s1, $s1, 3

03

00

31

12


Through translating 03 00 31 12 to 32-bit instruction, we get 0001 0010 0011 0001 0000 0000 0000 0011b (12310003h). Due to the opcode (opcode == 4d), it is a beq instruction.

As table 2, it compares the same register (10001), so the next PC is the address which is shifted left two bits (1100b), and add to PC + 4 (ch+1100b = 24d = 18h). Besides, the execution should only waste four clock cycles because it does not need to complete WB. Once it completes the calculation of next PC, it sends the result back to IF.

**Table 2.** Branch equal format (opcode == 4d). The register rs and rt are the source registers that are compared for equality. The 16-bit address field is sign-extended, shifted, and added to the PC+4 to compare the branch target address.

|  |  |  |  |
| --- | --- | --- | --- |
| 000100 | 10001 | 10001 | 0000000000000011 |
| beq | rs | rt | address |

Figure 2 shows the simulation of beq execution. Because this program is a pipelined CPU, when the last instruction (lw) is executed in instruction decode part, the current instruction is executed in the first part.



**Figure 2.** The simulation of beq instruction. In the fourth clock cycle, it sends the result to the next clock cycle. And in the next cycle, it starts to fetch the corresponding instruction. Lw instruction needs only four clock cycle to complete its job.

In the instruction fetch level, the program fetches the second instruction 12310003h. The signal of ALU\_Zero is 1. And the signal is sent to the third level, we can see that MEM\_Branch and MEM\_Zero are 1; MEM\_Jump is 0. According to the datapath (see Appendix 1), the and gate generates signal 1 and then sends the signal to a multiplexer. After altering by two multiplexers, 18h is sent back to IF as the PC.The result is as same as what we expected before.

1. **or**

Current PC is 18 h, so the corresponding instruction is or $s2, $s0, $s2.

// or $s3, $s1, $t7

25

90

2F

02

02 4F 90 25h = 0000 0010 0100 1111 1001 0000 0010 0101b

Because of the opcode, this 32-bit instruction can be separated into 6 fields (table 3). According to the funct field, we know it is going to execute or instruction. The two source register is rs (18 d) and rt (16 d); the result of the operation will be stored in rd (18 d).

**Table 3.** R-type for or instruction


|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 000000 | 10010 | 01111 | 10010 | 00000 | 100101 |
| opcode | rs = 17 d | rt = 15d | rd = 18d | shamt | funct = 37d |

The data in register rs should be what we have read in the first instruction (lw $t7, $s1, 0), 0100h; the data in rt should be 0002h. After or these two data, the result is 0102h. Table 4 illustrate how to calculate 0002 or 0100.

**Table 4.** The operation of or two data.

|  |  |  |  |
| --- | --- | --- | --- |
| 0000 | 0000 | 0000 | 0010 |
| 0000 | 0001 | 0000 | 0000 |
| 0000 | 0001 | 0000 | 0010 |

According to the simulation (see figure 3), the two input data is 11h and 02h. And we get 0fh and 0100h from the data memory. After calculating by ALU, the result is 0102h. in the fifth stage, the program writes 0102h back to the register s3.



**Figure 3.** Simulation of or instruction.

1. **j**

Because of the last instruction (beq $s1, $s2, 3), the current PC is 1Ch. The corresponding instruction is 08 00 00 07h.

// j 7

08

00

00

08


As the analysis in table 5, after translating 08 00 00 08h to binary type (0000 1000 0000 0000 0000 0000 0000 1000b), the opcode is 2d (000010b), so this is a jump instruction; the other 26 bits is an address.

**Table 5.** Instruction format for the jump instruction.

|  |  |
| --- | --- |
| 000010 | 00 0000 0000 0000 0000 0000 1000 |
| Opcode = 2 -> jump | address |

The destination address for a jump instruction is formed by concatenating the upper 4 bits of the current PC+4 to the 26-bit address field in the jump instruction and adding 00 as the 2 low-order bits.[1] After concatenating the upper 4 bits of the current PC+4 to the 26-bit address and shifting left 2 bits, we get the result 0000 0000 0000 0000 0000 0000 0010 0000b (==20h).

As the result of the simulation (figure 4), in the beginning, the PC is 18h, which is delivered from the last instruction (beq $s1, $s2, 3), and the MSA is 08 00 00 08. In ID stage, the ID\_Jump signal arises to 1. The program judges this instruction is a jump instruction, so we just need to focus on the address that the pipelined CPU generates.



**Figure 4.** The simulation of a jump instruction.

In the second clock cycle of the jump instruction, the address, 20h, is generated by the concatenating mechanism. After concatenating, 20h is sent to the multiplexer. Because the jump flag is 1, the multiplexer releases 20h to IF stage. In figure 4, the next PC is 20h, which is match what we anticipate.

# Structure of the Program

The hierarchy of this program is illustrated as figure 5. There is a file named total\_CPU, which controls how to operate the whole CPU, also represents the datapath which is attached in Appendix 1.

**Figure 5.** The structure of this program.

IF stage:

1. InstrMem. Fetch the corresponding instruction from the instruction memory.
2. Pcadd4. Add 4 to current PC as the next PC.
3. ifbramux. Decide the next PC come from branch address or PC+4.
4. ifjmpmux. Decide the next PC come from jump address or ifbramux.

ID stage:

1. Ifidpc. This is declared as a reg32, which implements pipeline.
2. ID\_RN1. This is one of inputs, which send signal into RegFile. The value is 25th to 21st bits of current instruction.
3. ID\_RN2. This is another input. The value is 20th to 16th bits of current instruction.
4. cu. This is a control unit, which depend on different instruction to send flags to corresponding unit. The flags it generates includes RegDst, Branch, MemtoReg, MemRead, ALUOp, MemWrite, ALUSrc, and RegWrite.
5. RegFile. RegFile can output appropriate registers which is supported by reg.txt.
6. tobig. Extend 16 bits to 32 bits.
7. ID\_CONCAT. This concatenate the upper four bits of next PC to the current instruction (25 to 0 bit), and then concatenate two zero in the left most bit.

Ex stage:

1. exr01 … exr17. Those implement the IDEX pipeline.
2. totalAlu. ALUOp is sent to TotalAlu to control the operation of TotalAlu, which executes the main calculation of the datapath.
3. exaddpc. Use to calculate the branch address.
4. ac. According to the ALUOp, ac outputs ALUOp, which control totalALU, and IDEX\_shift to control a mux.
5. sss. Input two data and shift the right most four bits, and output the result.
6. EX\_PCSrc. Use logical and to process EX\_PCSrc.

Mem stage:


1. memr01 … memr14. Those registers implement the EXMEM pipeline.
2. DatMem. Input five signals, and depend on MemRead and MemWrite to decide the output data.

WB stage:

1. wbr1 … wbr2. Those registers implement the MEMWB pipeline.
2. wdmux. Use to decide what signal should be sent back to RegFile.

# Conclusion

According to the simulation, this program run correctly, however, it is not efficient enough. Figure 5 shows the program’s execution process in every clock cycle. We can see that the IF stage occurs when beq instruction enter the fifth stage. The ideal result is that the or instruction is fetched in clock cycle 5; the sub instruction is executed in clock cycle 10.



# Appendix

1. Datapath
2. instr\_mem.txt

// lw $s1, $t7, 0

00

00

2F

8E

// beq $s1, $s2, 3

03

00

31

12

// **add** $s2, $s0, $s2

20

90

50

02

// **sub** $s2, $s0, $s2

22

90

50

02

// **add** $s1, $s0, $s1, 0

20

88

30

02

// **j** 7

07

00

00

08

// **or** $s2, $s0, $s2

25

90

50

02

// **add** $s1, $s0, $s1, 0

20

88

30

02

// **sub** $s2, $s0, $s2

22

90

50

02

// **or** $s2, $s0, $s2

25

90

50

02

// **sw** $zero, $s2, 24

18

00

12

AC

1. **reg.txt**

// $at

0000\_0001

// $v0-$v1

0000\_0002

0000\_0003

// $a0-$a3

0000\_0004

0000\_0005

0000\_0006

0000\_0007

// $t0-$t7

0000\_0008

0000\_0009

0000\_0010

0000\_0011

0000\_0012

0000\_0013

0000\_0014

0000\_0015

// $s0-$s7

0000\_0001

0000\_0002

0000\_0003

0000\_0004

0000\_0005

0000\_0006

0000\_0007

0000\_0008

// $t8-$t9

0000\_0024

0000\_0025

// $k0-$k1

0000\_0026

0000\_0027

// $gp

0000\_0028

// $sp

0000\_0029

// $fp

0000\_0030

// $ra

0000\_0031

1. **data\_mem.txt**

00

00

00

01

00

00

00

02

00

00

00

03

00

00

00

04

# Reference

[1] D. A. Patterson and J. L. Hennesy, “The Processor,” in *computer Organization and Design*, 5th ed, MA, 2014, p.262, p.270