


## CPU初步架构图:



Common Data Bus

## 所需模块

- Register
- Reorder\_Buffer
- Reservation\_station
- Load\_store\_buffer
- Instruction\_queue
- Instruction\_cache
- Data\_cache
- ALU
- Decoder
- Branch\_Target\_Buffer