RISC-V Tomasulo CPU Simulatior 🧐

CPU初步架构图：



所需模块

- Register
- Reorder_Buffer
- Reservation_station
- Load_store_buffer
- Instruction_queue
- Instruction_cache
- Data_cache
- ALU
- Decoder
- Branch_Target_Buffer