


The diagram illustrates a shielded cable assembly. On the left, there are eight signal lines labeled: Lx0\_OUT +, Lx0\_OUT -, Lx0\_IN +, Lx1\_OUT +, Lx1\_OUT -, Lx0\_IN -, Lx1\_IN -, and Lx1\_IN -. On the right, there are eight corresponding signal lines: Lx0\_OUT +, Lx0\_OUT -, Lx0\_IN +, Lx1\_OUT +, Lx1\_OUT -, Lx0\_IN -, Lx1\_IN +, and Lx1\_IN -. In the center, a shielded cable is shown with a central conductor and a surrounding shield. The shield is connected to ground (DC GND) at both ends. The signal lines are connected to the central conductor and the shield. The shield is labeled 'SHIELD' at both ends.

Unconnected LVDS input gives HI out on TTL side.  
Active XLinks input should be LO during reset.  
X MOS pins has internal pulldown.  
Transciever needs to be in HiZ during X MOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.





The diagram illustrates a shielded cable assembly. On the left, there are eight signal lines labeled: Lx0\_OUT +, Lx0\_OUT -, Lx0\_IN +, Lx1\_OUT +, Lx1\_OUT -, Lx0\_IN -, Lx1\_IN -, and Lx1\_IN -. On the right, there are eight corresponding signal lines: Lx0\_OUT +, Lx0\_OUT -, Lx0\_IN +, Lx1\_OUT +, Lx1\_OUT -, Lx0\_IN -, Lx1\_IN +, and Lx1\_IN -. In the center, a shielded cable is shown with a central conductor and a surrounding shield. The shield is connected to ground (DC GND) at both ends. The signal lines are connected to the central conductor and the shield. The shield is labeled 'SHIELD' at both ends.


Unconnected LVDS input gives HI out on TTL side.  
Active XLinks input should be LO during reset.  
X MOS pins has internal pulldown.  
Transciever needs to be in HiZ during X MOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.


Cards can be power by USB or by the barrel jack 8–48V.  
Alternative "+48V" can come from a connected daughter card.  
Both USB and +48V should not be connected on the same PCB.  
USB ground should be isolated from power ground for PC safety.

Power ports are Global in the schematics.


## DC-DC




VDDIO/OTP\_VCC and VDD can ramp up independently.  
In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other,  
no more than 50 ms apart.  
RST\_N and TRST\_N should be kept low until all power supplies are stable and within tolerances of their final voltage.  
If your design is powered by VBUS, then RST\_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met.  
RST\_N should be at least 1 ms after VDDIO good to enable the built-in flash to settle



## High voltage



## DC-DC isolation



Open Source  
openPnP

Sheet: /POWER/  
File: file5C95FA9D.sch


Title: Power

Size: A4  
KiCad E.D.A. kicad (5.0.2)-1

Date: 2018-12-31

Rev: BETA

Id: 6/10



Disable gives HiZ on output

Optional pulldowns

On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.


Open Source  
openPnP

Sheet: /ISOLATION\_0/  
File: file5D2AE1E1.sch

**Title: Isolation**

Size: A4 Date: 2018-12-31  
KiCad E.D.A. kicad (5.0.2)-1

**Rev: BETA**  
Id: 7/10



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.

Open Source

**openPnP**

Sheet: /ISOLATION\_1/

File: file5D2AE1E1.sch

**Title: Isolation**

Size: A4 Date: 2018-12-31

KiCad E.D.A. kicad (5.0.2)-1

**Rev: BETA**

Id: 8/10






Diagram of a 16-pin connector with a central shield. The shield is connected to DC GND. The outer pins are connected to Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN. The inner pins are connected to Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN, Lx0\_OUT, Lx0\_IN, Lx1\_OUT, Lx1\_IN.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.



Diagram illustrating the wiring of a shielded cable with 8 twisted pairs. The cable is shown with a central shield and an outer shield. The 8 twisted pairs are connected to the shields. The connections are:

- Lx0\_OUT + to 1
- Lx0\_OUT - to 2
- Lx0\_IN + to 3
- Lx0\_IN - to 4
- Lx1\_OUT + to 5
- Lx1\_OUT - to 6
- Lx1\_IN + to 7
- Lx1\_IN - to 8

The shields are connected to DC GND.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.