

Diagram illustrating the wiring of a shielded twisted pair cable. The cable has a central twisted pair (1, 2) and an outer twisted pair (5, 6). The shield (3, 4) is connected to ground (DC GND) at both ends. The conductors are labeled as follows:

- 1: Lx0\_OUT +
- 2: Lx0\_OUT -
- 3: Lx0\_IN +
- 4: Lx0\_IN -
- 5: Lx1\_OUT +
- 6: Lx1\_OUT -
- 7: Lx1\_IN +
- 8: Lx1\_IN -

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.




Diagram illustrating the wiring of a shielded cable with 8 twisted pairs. The cable has a central shield and an outer shield. The 8 twisted pairs are connected to the shields. The connections are: Lx0\_OUT + to 1, Lx0\_OUT - to 2, Lx0\_IN + to 3, Lx0\_IN - to 4, Lx1\_OUT + to 5, Lx1\_OUT - to 6, Lx1\_IN + to 7, and Lx1\_IN - to 8. The shields are connected to DC GND.


This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.




Cards can be power by USB or by the barrel jack 8–48V.  
Alternative "+48V" can come from a connected daughter card.  
Both USB and +48V should not be connected on the same PCB.  
USB ground should be isolated from power ground for PC safety.

Power ports are Global in the schematics.


## DC-DC




VDDIO/OTP\_VCC and VDD can ramp up independently.  
In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other,  
no more than 50 ms apart.  
RST\_N and TRST\_N should be kept low until all power supplies are stable and within tolerances of their final voltage.  
If your design is powered by VBUS, then RST\_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met.  
RST\_N should be at least 1 ms after VDDIO good to enable the built-in flash to settle



## High voltage



## DC-DC isolation




Open Source  
openPnP

Sheet: /POWER/  
File: file5C95FA9D.sch

Title: Power

Size: A4 Date: 2018-12-31  
KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA  
Id: 6/10



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.


Open Source  
openPnP

Sheet: /ISOLATION\_0/  
File: file5D2AE1E1.sch

**Title: Isolation**

Size: A4 Date: 2018-12-31  
KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA  
Id: 7/10



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.

Open Source

**openPnP**

Sheet: /ISOLATION\_1/

File: file5D2AE1E1.sch

**Title: Isolation**


Size: A4 Date: 2018-12-31

KiCad E.D.A. kicad (5.0.2)-1

**Rev: BETA**

Id: 8/10








Diagram illustrating the wiring for a shielded cable with 8 twisted pairs. The cable is shown with a central shield and an outer shield. The 8 twisted pairs are connected to the shields. The connections are:

- Lx0\_OUT + to 1
- Lx0\_OUT - to 2
- Lx0\_IN + to 3
- Lx0\_IN - to 4
- Lx1\_OUT + to 5
- Lx1\_OUT - to 6
- Lx1\_IN + to 7
- Lx1\_IN - to 8

The shields are connected to DC GND.

Unconnected LVDS input gives HI out on TTL side.  
Active XLinks input should be LO during reset.  
XMO pins has internal pulldown.  
Transceiver needs to be in HiZ during XMO reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

Rev: BETA  
Id: 10/10