Board can be configured for Line or Tree/Star network. Tile 0 UART.RX UART.TX LVDS7.out1 L7.in1 ← V+□→ +3V3 $L7.in0 \leftarrow 3$ LVDS7.out0 L7.in0 < $\begin{array}{c|cccc} L7.in0 & & & & & 2\\ L7.out0 & & & & & 1\\ L7.out1 & & & & & 3\\ & & & & & & 4 \end{array}$ аоито LVDS7.in0 DINO POWER XTAG L7.out0D LVDS7.in1 LVDS_EN L7.out1D UART_RX ♦ LVDS_EN LVDS.sch UART_TX 🗘 XTAGout.in1 >XL.in1 RST L4.in1< XTAGout.in0 XL.in0 Tile0.sch XTAGout.out0 XL.out0 power.sch XTAGout.out1 XL.out1 XTAG.in1 >XTAG.in1 XTAG.in0 Tile1 >XTAG.in0 XTAG.out0 XMOS USB/JTAG LVDS4 XTAG.out0 LVDS_EN L7.in1 < LVDS4.out1 L4.in1 V+□→ +3V3 XTAG.out1 OXTAG.out1 XMOS_TDO 2 LVDS4.out0 L4.in0 EN LVDS_EN L4.in0< TDI 1 LVDS4.in0 XMOS_TDID >TDI L4.out0 TMS L4.out0D DINO TMSD TMS 2 LVDS4.in0 L4.out1 DIN1 L4.out1D TCK >TCK RN7 DEBUG **DEBUG ♦** ♦ DEBUG XTAG.sch XMOS_USB.sch LINE TREE LVDS2 L2.in1 →XTAGout.out1 TREE LINE L2.in1 L2.in1 LVDS3 V+□→ +3V3 L3. n1 XTAG.out1 → →XTAGout.out0 LVDS2.out0 DEN OUT1D 4 C DL3.in1 L2.in0< ← XTAGout.in0 ENC LVDS3.out0 XTAG.out0 → LVDS2.in0 >INO L2.out0 +3∨3 ← ∪∨+ >L3.in0 L3.out0 XTAG.in0 ← L2.out0D LVDS2.in1 DIN1 v-d→ \ \frac{2}{5} L2.out1D L2.out1 ₹ 4+v-LVDS.sch L3.dut1 RN2 XTAG.in1 ← 3 | 1L3.out0 1L3.out1 LVDS.sch Tile1.sch Open Source openPnP Sheet: / File: XMOS_XUF216_FB236.sch

Title: XMOS top level


KiCad E.D.A. kicad (5.0.2)-1

Date: 2019-01-01

Rev: BETA


ld: 1/16


Size: A4





Cards can be power by USB or by the barrel jack 8-48V. Alternative "+48V" can come from a connected daugther card. Both USB and +48V should not be connected on the same PCB. USB ground should be isolated from power ground for PC safety.

Power ports are Global in the schematics.









VDDIO/OTP_VCC and VDD can ramp up independently.

In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other, no more than 50 ms apart.

RST_N and TRST_N should be kept low until all power supplies are stable and within tolerances of their final voltage.

If your design is powered by VBUS, then RST_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met. RST_N should be at least 1 ms after VDDIO good to enable the built—in flash to settle

