
## Board can be configured for Line or Tree/Star network. Tile 0 UART.RX UART.TX LVDS7.out1 L7.in1 ← V+□→ +3V3 L7.in0 ← LVDS7.out0 L7.out0 D L7.out1 2 L7.in0 < аоито LVDS7.in0 DINO POWER XTAG LVDS7.in1 LVDS\_EN UART\_RX ♦ DLVDS\_EN LVDS.sch UART\_TX 🗘 XTAGout.in1 >XL.in1 RST L4.in1 < XTAGout.in0 XL.in0 Tile0.sch XTAGout.out0 XL.out0 power.sch XTAGout.out1 XL.out1 XTAG.in1 >XTAG.in1 XTAG.in0 Tile1 >XTAG.in0 XTAG.out0 XMOS USB/JTAG LVDS4 XTAG.out0 L7.in1< LVDS4.out1 L4.in1 ← XTAG.out1 OXTAG.out1 XMOS\_TDO 2 LVDS4.out0 L4.in0 ← L4.in0 OTUOD TDI 1 LVDS4.in0 XMOS\_TDID >TDI L4.out0 TMS L4.out0D >INO L4.out1D L4.out1 TMSD TMS LVDS4.in0 DIN1 TCK >TCK DEBUG **DEBUG ♦** ♦ DEBUG XTAG.sch XMOS\_USB.sch LVDS\_EN LINE TREE LVDS2 L2.in1 →XTAGout.out1 aout1 TREE LINE L2.in1 L2.in1 LVDS3 V+□→ +3V3 XTAG.out1 → →XTAGout.out0 LVDS2.out0 DEN OUT1D 6 DL3.in1 L2.in0< L3.in0 ← XTAGout.in0 ENC LVDS3.out0 XTAG.out0 → LVDS2.in0 >INO L3.in0 L2.out0 +3∨3 ← ∪∨+ >L3.in0 L3.out0 L2.out1 XTAG.in0 ← L2.out0D LVDS2.in1 >IN1 v-d→ \ \frac{2}{5} L3.out0 L2.out1D L2.out1 ₹ 4+v-LVDS.sch L3.out1 RN2 XTAG.in1 ← 3 (1L3.out0 -\13.out1 LVDS.sch Tile1.sch Open Source openPnP Sheet: / File: XMOS\_XUF216\_FB236.sch Title: XMOS top level Size: A4 Date: 2019-01-01 Rev: BETA KiCad E.D.A. kicad (5.0.2)-1 ld: 1/16






3/6 Lx0 IN +/-

4/5 Lx1\_OUT +/-

7/8 Lx1\_IN +/-



Not a Diff-pair. (EN & !EN) END 16 EN 2 EN END 18 EN 2 DS90LV049TMT

| Not a Diff |

Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

Lx(	OUT +	1 🔪	1	Lx0_OUT -
Lx(	_OUT -	2	/2	Lx0_OUT -
Lx(	IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1	L_OUT +	4 🔪	4	Lx1_OUT -
Lx1	L_OUT -	$5 \searrow$	$\sim$ 5	Lx1_OUT -
Lx(	_IN -	6	6	Lx0_IN -
Lx1	L_IN +	7	7	Lx1_IN +
Lx1	L_IN -	8	<b>→</b> 8	Lx1_IN -
		•	ľ	
DC	GND	SHIELD -	■ SHIELD	DC GND

Open Source
openPnP
Sheet: /LVDS7/
File: LVDS.sch

 Title:
 LVDS
 <-> Xlinks


 Size:
 A4
 Date:
 2019-01-01


 Size: A4
 Date: 2019-01-01
 Rev: BETA


 KiCad E.D.A. kicad (5.0.2)-1
 Id: 2/16


Cards can be power by USB or by the barrel jack 8-48V. Alternative "+48V" can come from a connected daugther card. Both USB and +48V should not be connected on the same PCB. USB ground should be isolated from power ground for PC safety.

Power ports are Global in the schematics.











VDDIO/OTP\_VCC and VDD can ramp up independently.


In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other, no more than 50 ms apart.

RST\_N and TRST\_N should be kept low until all power supplies are stable and within tolerances of their final voltage.

If your design is powered by VBUS, then RST\_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met. RST\_N should be at least 1 ms after VDDIO good to enable the built—in flash to settle











Lx0 IN +/-3/6

Lx1\_OUT +/-

Lx1\_IN +/-






Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.


This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.


	_		
Lx0_OUT +	1 🔪	1	Lx0_OUT +
Lx0_OUT -	2	$\sim$ 2	Lx0_OUT -
Lx0 IN +	3	<b>&gt;</b> 3	Lx0 IN +
Lx1 OUT +	$4 \sim$	$\sqrt{4}$	Lx1 OUT +
Lx1 OUT -	$5 \searrow$	$\sim$ 5	Lx1 OUT -
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>→</b> 8	Lx1_IN -
	T		
DC GND	SHIELD -	■ SHIELD	DC GND


Open Source openPnP Sheet: /LVDS2/ File: LVDS.sch Title: LVDS <-> Xlinks


Size: A4 Date: 2019-01-01 Rev: BETA KiCad E.D.A. kicad (5.0.2)-1 ld: 4/16














1/2 Lx0\_OUT +/-

3/6 Lx0\_IN +/-

4/5 Lx1\_OUT +/-

7/8 Lx1\_IN +/-



Not a Diff-pair. (EN & !EN) END 16 EN RIN2- 4 L.in1- R32 100R

V+ D V- UNCONDECTED LYDS input gives HI out on TIL

Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

R33 100R


	_		
Lx0 OUT +	1	_1	Lx0 OUT -
Lx0_OUT -	2	$\sim$ 2	Lx0_OUT -
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	$\sqrt{4}$	Lx1_OUT -
Lx1_OUT -	$5 \searrow$	$\sim$ 5	Lx1_OUT -
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>\</b> 8	Lx1_IN -
	T	•	
DC GND	SHIELD -	<ul><li>SHIELD</li></ul>	DC GND

Open Source
openPnP
Sheet: /Tile1/LVDS1/
File: LVDS.sch

Title: LVDS <-> Xlinks

 Size: A4
 Date: 2019-01-01
 Rev: BETA

 KiCad E.D.A. kicad (5.0.2)-1
 Id: 9/16






Lx0\_OUT +/-1/2

Lx0 IN +/-3/6

Lx1\_OUT +/-

 $Lx1_IN +/-$ 



RJ45\_smetueu DOUT2-ROUT1 OUTO & RIN1+ 0UT1 **(** ROUT2 RIN1-R37 100R RIN2+ Not a Diff-pair. (EN & !EN)  $\frac{16}{9}$  EN L.in1-RIN2- 4 GND !EN R36 100R DS90LV049TMT


Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.


This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

	_		
Lx0_OUT +	1 🔪	1	Lx0_OUT -
Lx0_OUT -	2	2	Lx0_OUT -
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	4	Lx1_OUT -
Lx1_OUT -	$5 \searrow$	5	Lx1_OUT -
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>→</b> 8	Lx1_IN -
	T		
DC GND	SHIELD 🕳	SHIELD	DC GND

Open Source openPnP Sheet: /LVDS4/ File: LVDS.sch Title: LVDS <-> Xlinks

Size: A4 Date: 2019-01-01 Rev: BETA KiCad E.D.A. kicad (5.0.2)-1 ld: 10/16








3/6 Lx0\_IN +/-

4/5 Lx1\_OUT +/-

7/8 Lx1\_IN +/-



DIN2 INOD-DOUT2+ DOUT2-ROUT1 OUTO & RIN1+ 0UT1 **(** ROUT2 RIN1-R44 100R RIN2+ Not a Diff-pair. (EN & !EN)  $END_{0}^{16}$  EN L.in1-GND RIN2-!EN R43 100R DS90LV049TMT

Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transclever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

	_		
Lx0 OUT +	1	1	Lx0 OUT -
Lx0 OUT -	2	-2	Lx0 OUT -
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	4	Lx1_OUT -
Lx1_OUT -	5 >	5	Lx1_OUT -
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>→</b> 8	Lx1_IN -
	T		
DC GND	SHIELD -	■ SHIELD	DC GND


Open Source
openPnP
Sheet: /TileO/LVDS6/
File: LVDS.sch

 Title: LVDS <-> Xlinks

 Size: A4
 Date: 2019-01-01
 Rev: BETA

 KiCad E.D.A. kicad (5.0.2)-1
 Id: 12/16

2 3






Lx0 IN +/-3/6

Lx1\_OUT +/-

 $Lx1_IN +/-$ 



RJ45\_smetueu L.in0-DIN2 INOD-DOUT2+ DOUT2-ROUT1 OUTO & RIN1+ 0UT1 **(** ROUT2 RIN1-R48 100R RIN2+ Not a Diff-pair. (EN & !EN)  $\frac{16}{9}$  EN L.in1-RIN2- 4 GND !EN 100R DS90LV049TMT


Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

	_		
Lx0 OUT +	1 🔪	1	Lx0 OUT
Lx0 OUT -	2	/2	Lx0 OUT ·
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	$\sqrt{4}$	Lx1_OUT
Lx1_OUT -	$5 \searrow$	5	Lx1_OUT ·
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>→</b> 8	Lx1_IN -
	T		
DC GND	SHIELD -	SHIELD	DC GND

Open Source openPnP Sheet: /Tile0/LVDS5/ File: LVDS.sch Title: LVDS <-> Xlinks

Size: A4 Date: 2019-01-01 Rev: BETA KiCad E.D.A. kicad (5.0.2)-1 ld: 13/16







3/6 Lx0\_IN +/-

4/5 Lx1\_OUT +/-

7/8 Lx1\_IN +/-





Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.


	_		
Lx0 OUT +	1	_1	Lx0 OUT -
Lx0_OUT -	2	/2	Lx0_OUT -
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	$\sqrt{4}$	Lx1_OUT -
Lx1_OUT -	$5 \searrow$	$\sim$ 5	Lx1_OUT -
Lx0_IN -	6	6	Lx0_IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>\</b> 8	Lx1_IN -
	T	•	
DC GND	SHIELD -	<ul><li>SHIELD</li></ul>	DC GND


Open Source
openPnP
Sheet: /TiteO/LVDSO/
File: LVDS.sch

 Title: LVDS <-> Xlinks

 Size: A4
 Date: 2019-01-01
 Rev: BETA

 KiCad E.D.A. kicad (5.0.2)-1
 Id: 14/16








3/6 Lx0\_IN +/-

4/5 Lx1\_OUT +/-

7/8 Lx1\_IN +/-



DIN2 INOD-DOUT2+ DOUT2-ROUT1 OUTO & RIN1+ 0UT1 **(** ROUT2 RIN1-R56 100R RIN2+ Not a Diff-pair. (EN & !EN)  $\frac{16}{9}$  EN L.in1-RIN2- 4 GND !EN R55 100R DS90LV049TMT 100nF C51

Unconnected LVDS input gives HI out on TTL side. Active XLinks input should be LO during reset. XMOS pins has internal pulldown. Transciever needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

	_		
Lx0 OUT +	1	_1	Lx0 OUT H
Lx0_OUT -	2	$\sim$ 2	Lx0_OUT -
Lx0_IN +	3	<b>&gt;</b> 3	Lx0_IN +
Lx1_OUT +	4 🔪	4	Lx1_OUT +
Lx1_OUT -	5 >	5	Lx1_OUT -
Lx0 IN -	6	6	Lx0 IN -
Lx1_IN +	7	7	Lx1_IN +
Lx1_IN -	8	<b>→</b> 8	Lx1_IN -
	T		
DC GND	SHIELD -	■ SHIELD	DC GND

Open Source
openPnP
Sheet: /LVDS3/
File: LVDS.sch

 Title: LVDS <-> Xlinks

 Size: A4
 Date: 2019-01-01
 Rev: BETA

 KiCad E.D.A. kicad (5.0.2)-1
 Id: 16/16