

Board can be configured for Line or Tree/Star network.







Diagram illustrating the wiring of a shielded cable with 8 twisted pairs. The diagram shows a central shield with 8 conductors passing through it. The conductors are numbered 1 through 8 on both sides. The labels on the left and right are: Lx0_OUT +, Lx0_OUT -, Lx0_IN +, Lx1_OUT +, Lx1_OUT -, Lx0_IN -, Lx1_IN -, Lx1_IN -. The bottom labels are DC GND, SHIELD, SHIELD, DC GND.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.


Cards can be power by USB or by the barrel jack 8–48V.
Alternative "+48V" can come from a connected daughter card.
Both USB and +48V should not be connected on the same PCB.
USB ground should be isolated from power ground for PC safety.

Power ports are Global in the schematics.


DC-DC




VDDIO/OTP_VCC and VDD can ramp up independently.
In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other,
no more than 50 ms apart.
RST_N and TRST_N should be kept low until all power supplies are stable and within tolerances of their final voltage.
If your design is powered by VBUS, then RST_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met.
RST_N should be at least 1 ms after VDDIO good to enable the built-in flash to settle



High voltage



DC-DC isolation



Open Source
openPnP

Sheet: /POWER/
File: file5C95FA9D.sch


Title: Power

Size: A4 Date: 2018-12-31

KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA

Id: 6/12



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.


Open Source
openPnP

Sheet: /ISOLATION_0/
File: file5D2AE1E1.sch

Title: Isolation

Size: A4 Date: 2018-12-31
KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA
Id: 7/12



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.

Open Source

openPnP

Sheet: /ISOLATION_1/

File: file5D2AE1E1.sch


Title: Isolation

Size: A4 Date: 2018-12-31

KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA

Id: 8/12






Diagram illustrating the internal wiring of a shielded cable. The cable has 8 twisted pairs (Lx0_OUT, Lx0_IN, Lx1_OUT, Lx1_IN) and two shields (SHIELD). The wiring is as follows:

- Lx0_OUT is connected to the central shield (1).
- Lx0_IN is connected to the central shield (2).
- Lx1_OUT is connected to the central shield (3).
- Lx1_IN is connected to the central shield (4).
- Lx0_OUT is connected to the outer shield (5).
- Lx0_IN is connected to the outer shield (6).
- Lx1_OUT is connected to the outer shield (7).
- Lx1_IN is connected to the outer shield (8).

DC GND SHIELD SHIELD DC GND

Unconnected LVDS input gives HI out on TTL side.
Active XLinks input should be LO during reset.
XMO pins has internal pulldown.
Transceiver needs to be in HiZ during XMO reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

Rev: BETA
Id: 11/12

