

Sheet: /POWER/
File: file5C95FA9D.sch

Title:


Size: A4
KiCad E.D.A. kicad (5.0.2)-1

Date:

Rev:
Id: 6/10



Sheet: /ISOLATION_0/		D
File: file5D2AE1E1.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.0.2)–1		Id: 7/10



On XLinks-2 wire, only one transition per clock cycle can happen within the pair, to avoid jitter/skew sensitivity.


Sheet: /ISOLATION_1/
File: file5D2AE1E1.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.0.2)-1

Date:

Rev:
Id: 8/10



The diagram illustrates a shielded cable assembly. On the left, eight signal lines are labeled: Lx0_OUT +, Lx0_OUT -, Lx0_IN +, Lx0_IN -, Lx1_OUT +, Lx1_OUT -, Lx1_IN +, and Lx1_IN -. These lines are connected to a central shielded cable. The cable has a central conductor and a surrounding shield. The shield is connected to a DC GND. The signal lines are also connected to a DC GND. The shield is connected to a SHIELD. The signal lines are also connected to a DC GND. The shield is connected to a SHIELD. The signal lines are also connected to a DC GND. The shield is connected to a SHIELD.

Not a Diff-pair. (EN & !EN)

- Unconnected LVDS input gives HI out on TTL side.
- XLink input should be LO during reset.
- XMOS pins has internal pulldown.
- Transceiver needs to be in HiZ during XMOS reset.