


**Board can be configured for
Line or Tree/Star network.**



Open Source
openPnP

Sheet: /
File: XMOS_XUF216_F236.sch

Title: XMOS top level

Size: A4 Date: 2019-01-01

KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA

Id: 1/16




Diagram of a shielded cable with 8 twisted pairs. The cable has a central shield and 8 twisted pairs. The pairs are numbered 1 through 8. The shield is connected to ground. The pairs are connected to pins 1 through 8. The shield is connected to ground.

Pair	Pin 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8
1	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
2	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
3	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
4	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
5	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
6	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
7	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -
8	Lx0_OUT +	Lx0_OUT -	Lx0_IN +	Lx1_OUT +	Lx1_OUT -	Lx0_IN -	Lx1_IN +	Lx1_IN -

DC GND SHIELD SHIELD DC GND


Unconnected LVDS input gives HI out on TTL side.
Active XLinks input should be LO during reset.
XMO pins has internal pulldown.
Transceiver needs to be in HiZ during XMO reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.

Cards can be power by USB or by the barrel jack 8-48V.
Alternative "+48V" can come from a connected daughter card.
Both USB and +48V should not be connected on the same PCB.
USB ground should be isolated from power ground for PC safety.


Power ports are Global in the schematics.

DC-DC



VDDIO/OTP_VCC and VDD can ramp up independently.
In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other,
no more than 50 ms apart.
RST_N and TRST_N should be kept low until all power supplies are stable and within tolerances of their final voltage.
If your design is powered by VBUS, then RST_N should go high within 10 ms of attaching to VBUS in order to ensure that USB timings are met.
RST_N should be at least 1 ms after VDDIO good to enable the built-in flash to settle


Power on reset





$$CT(nF) = [tD(s) - 0.5E-3] * 175 = 0.78nF$$

valid for CT > 100pF

High voltage



DC-DC isolation



Open Source
openPnP

Sheet: /POWER/
File: power.sch


Title: Power


Size: A4 Date: 2019-01-01

KiCad E.D.A. kicad (5.0.2)-1


Rev: BETA

Id: 3/16





Rev: BETA
Id: 6/16



Open Source
openPnP

Sheet: /Tile1/
File: Tile1.sch


Title: XMOS Tile1

Size: A4 Date: 2019-01-01

KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA

Id: 7/16



For XLinks-2 wire: To avoid jitter/skew sensitivity,
only one transition per clock cycle can happen within the pair.


Open Source
openPnP

Sheet: /Tile1/Iso1/
File: Isolation.sch

Title: Isolation

Size: A4 Date: 2019-01-01
KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA
Id: 8/16






Diagram of a shielded cable with 8 twisted pairs. The cable has a central shield and an outer jacket. The shield is connected to ground. The 8 twisted pairs are labeled Lx0_OUT, Lx0_IN, Lx1_OUT, Lx1_IN, Lx2_OUT, Lx2_IN, Lx3_OUT, Lx3_IN. The diagram shows the internal wiring and the shield connection.

Unconnected LVDS input gives HI out on TTL side.
Active XLinks input should be LO during reset.
X MOS pins has internal pulldown.
Transciever needs to be in HiZ during X MOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.





Diagram illustrating the wiring of a shielded cable with 8 twisted pairs. The conductors are labeled as follows:

- Left side (from top to bottom): Lx0_OUT +, Lx0_OUT -, Lx0_IN +, Lx1_OUT +, Lx1_OUT -, Lx0_IN -, Lx1_IN -, Lx1_IN -.
- Right side (from top to bottom): Lx0_OUT +, Lx0_OUT -, Lx0_IN +, Lx1_OUT +, Lx1_OUT -, Lx0_IN -, Lx1_IN +, Lx1_IN -.

The shield is connected to DC GND at both ends.

- Unconnected LVDS input gives HI out on TTL side.
- Active XLinks input should be LO during reset.
- XMOS pins has internal pulldown.
- Transceiver needs to be in HiZ during XMOS reset.

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.



Disable gives HiZ on output

Optional pulldowns

For XLinks-2 wire: To avoid jitter/skew sensitivity, only one transition per clock cycle can happen within the pair.


Open Source
openPnP

Sheet: /Tile0/Iso0/
File: Isolation.sch

Title: Isolation

Size: A4 Date: 2019-01-01
KiCad E.D.A. kicad (5.0.2)-1

Rev: BETA
Id: 15/16

[illegible]

This should give hardware support for hotswap with unconnected active XLinks, with bootloader in Flash.