《芯片设计自动化与智能优化》 Technology Mapping


The slides are based on Prof. Weikang Qian's lecture notes at SJTU and Prof. Rob Rutenbar's lecture notes at UIUC

Yibo Lin

Peking University

From Logic... To Layout...


- What you know...
 - Computational Boolean algebra, representation, some verification, some synthesis.
 - This is what happens in the "front end" of the ASIC design process.



- One key connecting step:
 - How to transform result of multi-level synthesis into real gates for layout task.
 - Called: Technology Mapping, or Tech Mapping.

Tech Mapping: The Problem

- Multi-level model is still a little abstract.
 - Structure of the Boolean logic network is fixed.
 - ESPRESSO-style 2-level simplification done on each node of network.
 - ... but that still does not give us the actual gate-level netlist.




Tech Mapping: Problem

- Suppose we have these gates in our "library".
 - This is called "the technology" we are allowed to use to build this optimized netlist.




Note: OA21 is an OR-AND, a so-called complex gate in our library.




How do we build the 2 functions specified in this Boolean Logic Network using **only** these gates from our library?

Aside: Complex Gates




■ In CMOS, OAI and AOI gate structures are **efficient** at transistor level.


Tech Mapping: Simple Example



Obvious Mapping




Non-obvious Mapping




Tech Mapping

- Why choose a non-obvious mapping?
 - Answer 1: Cost. Suppose each gate in library has a cost associated with it, e.g., the silicon area of the standard cell gate.




What "Multilevel Synthesis" Does?

- Helpful "mental" model to use: Multi-level synthesis does this...
 - Structures the multiple-node Boolean logic network "well".
 - Minimizes SOP contents of each vertex in the network "well", ie, # of literals.
 - <u>But</u> it does not create real logic gates.
 - This result is called: "uncommitted" logic, or "technology independent" logic.




What "Technology Mapping" Does?

- First, we transform **uncommitted logic** into simple, **real** gates.
 - We transform every SOP form in each node into NAND & NOT gates. Nothing else!




Aside: We Can Map SOP into NANDs & NOTs




What "Technology Mapping" Does?

- By transforming every SOP form in each node into NAND & NOT gates ...
 - $-\dots$ Boolean logic network **disappears**. W, X, Y, Z boundaries go away.
 - We have one BIG "flat" network of NANDs and NOTs. This is what we are going to map.



Technology Mapping

- Multi-level synthesis produces this big network of simple gates.
- How to transform map this onto standard cells in our library?




Technology Mapping as Tree Covering

- One famous, simple model of problem:
 - Your logic network to be mapped is a tree of simple gates.
 - We assume uncommitted form is 2-input NAND ("NAND2") and NOT gates, only.
 - Your library of available "real" gate types is also represented in this form.
 - Each gate is represented as a tree of NAND2 and NOT gates, with associated cost.
- Method is surprisingly simple and optimal.
 - Reference: Kurt Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching," Proc. ACM/IEEE
 Design Automation Conference (DAC), 1987.


Tree Covering Example: Start with...

- Here is your uncommitted logic to be tech mapped.
 - This is what results from our multi-level synthesis optimization...
 - ... after replacing all SOP forms in the network nodes with NAND2/NOT.
 - Called the subject tree.
 - (Restrict to NAND2 to keep this simple. Also label not only inputs but all internal wires too.)



Tree Covering: Your Technology Library


And, here is a very simple technology library.



First problem: this is **not** in the required **NAND2/NOT-only** form. **Must transform**.

Tree Covering: Representing Library


- Transforming to NAND2/NOT form is easy.
 - Just apply De Morgan's law.



Each library element in this form is called a pattern tree.

Essential Idea in "Tree Covering"

- Avoid any Boolean algebra!
- Just do "pattern matching".
 - Find where, in subject graph, the library pattern "matches".
 - NAND matches NAND, NOT matches NOT, etc.
 - This is called: structural mapping.




The General "Tree Covering"


- This is called a **structural tech mapper**.
- Why?
 - Because there is no Boolean algebra here!
 - We just match the gates, wires in a simple pattern-match way.
- Result
 - Surprisingly simple covering algorithm for cost-optimal cover.
- ... But first, lets simplify the way we draw these, to emphasize "structural" match.

Representing Trees for Covering


Only three kinds of structures that we need match in any tree.




Represent Library in this Same Style




Structural Mapping Rules



How a "Target Gate" Matches Subject Tree




Be Careful: Symmetries Matter!




Rules for a Complete Tree Cover

- Every node in subject tree is covered by some library tree.
- Output of every library gate overlaps input of next library pattern.



Rules for a Complete Tree Cover

- Note: usually there are many different legal covers.
- Which one do we choose? The one with minimum cost.




Tech Mapping via Tree Covering

What do we need for a complete algorithm?

- Treeifying the input netlist
- Tree matching
 - For each node in the subject tree, find pattern trees in library that match.
- Minimum-cost covering
 - Assume you know what can match at each node of subject tree
 - ... so, which ones do you pick for a minimum cost cover?

Treeifying the Netlist


- These algorithms only work on trees, not on general graphs.
 - Note: general gate netlists are Directed Acyclic Graphs (DAGs).
- **Treeifying**: every place you see a gate with fanout > 1, you need to split.



Must split this DAG into 3 separate trees, map each separately.

This entails some clear loss of optimality, since **cannot** map across trees.


Treeifying Netlist: Result




- We're going to map these 3 trees separately.
- Loses some optimality.
 - There are ways around these, but we won't discuss these.

Aside: How Restrictive is "Tree" Assumption?

- Subject graph and each pattern graph must be trees.
 - Subject tree must be treeified.
- What about pattern trees?
 - Are there common, useful gates that cannot be trees?
 - Yes! For example, XOR gate.
 - There are tricks to deal with this, but for us, these are forbidden!





So, no XOR gates for mapping!


Tree Matching

<u>Goal</u>: Determine, for every node in subject tree, what library gate can match (structurally).

- Straightforward approach: Recursive matching
 - Simple idea is to just try every library gate at every node of subject tree.
 - Library gates are small patterns this is not too much work.
 - Recursive means: match root of subject with root of pattern, and then recursively match children of subject to children of pattern.


Recursive Tree Matching

- Does library pattern tree P match node s in our subject tree?
 - First, check if node s matches root r of pattern P.
 - If so, recursively match left child trees of s and r, and then right child trees of s and r.




Tree Matching: One Subtlety

- Be careful matching asymmetric library patterns.
 - One example was AOI21. Need to check all possible matches by "rotating" the pattern tree.




Both orientations are possible!

Tree Matching Example



Tree Matching Example




Result After Matching

► For each internal node of subject tree, we will get which library pattern trees match that node.

■ We annotate each internal node in the tree with this matching information.

Tree Matching Result Example



Tech Mapping via Tree Covering

Subroutines:

- Treeifying the input netlist
 - Loses some optimality, but make things simple.

Tree matching

- For each node in the subject tree, find pattern trees in library that match.

Minimum-cost covering


- Assume you know what can match at each node of subject tree. Then, which ones do you pick for a **minimum cost** cover?

Minimum Cost Covering of Subject Tree


- What cover do we choose?
 - We assign a cost to each library pattern.
 - We choose a minimum cost ("mincost") cover of the subject tree.

Minimum Cost Covering of Subject Tree

- One big idea makes this easy to do:
 - If pattern P is a mincost match at some node s of subject tree, then, each leaf of pattern tree must also be the root of some mincost matching pattern.
 - Why? By contraposition...
 - Leads to a nice recursive algorithm for mincost on any node in subject tree.
 - This is actually a **dynamic programming** algorithm.



Some Terminology



Root R of subject tree. Best cover (mapping) of this tree has cost = mincost(R)


Internal node s of subject tree.
Best cover (mapping) of this
tree has cost = mincost(s)

Note: we treeified the netlist. Thus, every **internal node** (like node *s*) is the **root** of another, **smaller tree**. This is crucial for our mapping algorithm.

Some Terminology (cont.)


Suppose:

- Library pattern P_i matches at internal node s of the subject tree.
- Library pattern P_i has m input nodes.
- Each of these m "input nodes" in library pattern tree P_i will be matched to some nodes in subject tree.
- We call these nodes in the subject tree leaf nodes for this matching library pattern tree.
 - E.g., x, y, z are leaf nodes.



Calculating Cost of Mapping


- Every gate pattern in target library has a cost.
 - Gate pattern P_i has $cost(P_i)$.
- To calculate cost of mapping the **entire** subject tree:
 - We add up cost for each node where a pattern matches, for all patterns covering subject.



The cost is the sum of the costs of 7 pattern trees.


Mincost Tree Covering: The Idea

- Assume 3 **different** library patterns match at root *R* of subject tree:
 - Pattern P1 has 2 leaf nodes: a, b
 - Pattern P2 has 3 leaf nodes: x, y, z
 - Pattern P3 has 4 leaf nodes: j, k, l, m.



Which of these gates produces the smallest value of mincost(R)?

Mincost Tree Cover: The Idea




Minimum cost of mapping the entire subject tree is mincost(R)

=min{
 minimal cost with P1 matching root R,
 minimal cost with P2 matching root R,
 minimal cost with P3 matching root R}




Mincost Tree Cover: Recursive Formula

- In calculating mincost(R), we need to answer:
 - What is minimal cost with P1 matching root R?
- Answer: = cost(P1) + mincost(a) + mincost(b)



Mincost Tree Cover: Recursive Formula



Mincost Cover: Algorithm


```
mincost( treenode) {
  cost = \infty
  foreach( pattern P matching at subject treenode) {
    let L = \{\text{nodes in subject tree corresponding to leaf nodes in } P
       when P is placed with its root at treenode }
     newcost = cost(P)
    foreach( node n in L } {
       newcost = newcost + mincost(n);
    if ( newcost < cost ) then {
       cost = newcost;
       treenode.BestLibPattern = P;
```


Min Cost Tree Cover


- One redundant computation we must note:
 - This algorithm will revisit same tree node many times during recursions...
 - ...and it will recompute the mincost cover for that node each time.
- Can we do better...?
 - Yes, just keep a table with mincost value for each node.
 - Start with value ∞ and when node's cost gets computed, this value gets **updated**.
 - Each time computing mincost(node), check <u>first</u> to see if node has been visited before computing it-saves computation!


Illustration


- Node "z" in this subject tree
 - will get its mincost(z) cover computed when we put P1 at root of subject tree...
 - ...and again when we put P2 at the root.
 - Better solution: just compute it once, first time, save it, and look it up later!



















Actual Execution Sequence



Min Cost Cover: How To Get Final Cover?

- Look at **best cost** at subject root. Find pattern *P* at the root that gives the cost.
- \blacksquare Find **leaf nodes** in the subject tree for pattern P.
 - Look at the best cost at each of these leaf nodes.
 - Find the pattern P_i that is associated with each of these best costs.
 - Look again at leaf nodes in the subject tree that are associated with each of these patterns P_i .
 - Repeat...



Min Cost Tree Cover

- Turns out to be several nice **extensions** possible
 - Can modify algorithm a little to minimize delay instead of cost.
 - Many interesting and useful variations, starting from this algorithm skeleton.

Technology Mapping: Summary

- Synthesis gives you "uncommitted" or "technology independent" design, e.g., NAND2 and NOT.
- Technology mapping turns this into **real gates** from library.
 - Can determine difference between good and bad implementations.
- Tree covering
 - One nice, simple, elegant approach to the problem.
 - 3 parts: treeify input, match all library patterns, find min cost cover.
- There are other ways to do this. Some work with real Boolean algebra in mapping.
- Has other applications, like for Lookup-Table (LUT) FPGA.
 - With different algorithm.