Mengming Li

Email: mengming.li@outlook.com   **GitHub**: github.com/limengming

Summary

I am a Ph.D. student at the Electronic and Computer Engineering Department of the Hong Kong University of Science and Technology (HKUST), advised by Prof. Zhiyao Xie. Before that, I held the position of Research Scientist at Intel Labs China, where my primary research area focuses on enhancing the performance of RISC-V cores. Prior to my tenure at Intel Labs, I successfully obtained a master's degree from Zhejiang University. During this period, I have published several top-tier conference and first-authored papers. Additionally, I was the recipient of the national scholarship and the "Outstanding Graduate of Zhejiang University and Zhejiang Province." My skillset encompasses proficiency in C++, Gem5, and Chisel.

Education

Hong Kong University of Science and Technology   Hongkong, China
PhD   September 2024 – Present
Supervisor: Zhiyao Xie.

Zhejiang University   Zhejiang, China
Master   September 2020 – March 2023
Supervisor: Kai Bu. *GPA: 3.76/4, rank: 1/48*

Guangdong Ocean University   Guangdong, China
Bachelor   September 2016 – June 2020
GPA: 3.69/5, rank: top 10%

Publications

Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiency
Mengming Li, Qijun Zhang, Yongqing Ren, Zhiyao Xie.
*The 31th IEEE International Symposium on High-Performance Computer Architecture (**HPCA 2025**).*

unXpec: Breaking Undo-based Safe Speculation
Mengming Li, Chenlu Miao, Yilong Yang, Kai Bu.
*The 28th IEEE International Symposium on High-Performance Computer Architecture (**HPCA 2022**).* **(The first top-tier conference paper in computer architecture area from Zhejiang University)**

TreasureCache: Hiding Cache Evictions against Side-Channel Attacks
Mengming Li, Kai Bu, Chenlu Miao.
*IEEE Transactions on Dependable and Secure Computing (**TDSC**)*

SwiftDir: Secure Cache Coherence without Overprotection

Chenlu Miao, Kai Bu, **Mengming Li**, Shaowu Mao, Jianwei Jia.

*The 55th IEEE/ACM International Symposium on Microarchitecture (**MICRO 2022**).* **(The first MCIRO paper from Zhejiang University)**

Hitchhiker: Accelerating ORAM with Dynamic Scheduling

Jingsen Zhu, **Mengming Li**, Xingjian Zhang, Kai Bu, Miao Zhang, Tianqi Song.

*IEEE Transactions on Computers (**TC**)*

Research interests	CPU Core Design for Improving PPA (Performance, Power and Area) Computer Architecture and Security, Side Channel Attacks and Defenses

Jobs

Intel Labs China   Beijing, China
Research Scientist   April 2023 – September 2024
1. Profiling the memory access block of RISC-V CPU core to find the bottleneck.
2. Microarchitecture design (with simulator Gem5 and RTL language Chisel) for CPU cache and its prefetchers.
3. Study the coordination strategies between different cache prefetchers.
4. Collaborate with the backend team to optimize the PPA and timing for the designed microarchitectures.

Internship

Intel Labs China   Beijing, China
CPU Architecture Research Intern   May 2022 – March 2023
Performance modeling and microarchitecture design on RISC-V CPU

China Southern Power Grid   Guangzhou, China
Research Intern   Jul 2021 – Aug 2021
Application of Security Chips in the power field

Honors and
Scholarships

Outstanding Graduates of Zhejiang Province	2023
Outstanding Graduates of Zhejiang University	2023
National Scholarship	2022
Outstanding Graduates of Guangdong Ocean University	2020
Programming Ability Test (PAT, 53/1398)	2019
Second Prize, National Computer Games Tournament	
(Chinese Association for Artificial Intelligence)	2018
Second-class Scholarship, Guangdong Ocean University	2017,2018

Skills

Tools
C++, Chisel, C, Python, Gem5, Chisel, Latex, Matplotlib
Languages
Chinese (native), English (spoken and written)