

9.3 Loopback Output Timing

Loopback strobe LBDQS to Loopback data LBDQ relationship is illustrated in Figure 203.

- tLBQSH describes the single-ended LBDQS strobe high pulse width
 - tLBQSL describes the single-ended LBDQS strobe low pulse width
 - tLBDQSQ describes the latest valid transition of LBDQ measured at both rising and falling edges of LBDQS
 - tLBQH describes the earliest invalid transition of LBDQ measured at both rising and falling edges of LBDQS
 - tLBDVW describes the data valid window per device per UI and is derived from (tLBQH-tLBDQSQ) of each UI on a given DRAM

Table 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800

Table 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400

| Speed | | DDR5-5200 | | DDR5-5600 | | DDR5-6000 | | DDR5-6400 | | Units | NOTE |
|-----------------------------------------------------------------|---------|-----------|-----|-----------|-----|-----------|-----|-----------|-----|-------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Loopback Timing | | | | | | | | | | | |
| Loopback LBDQS Output Low Time | tLBQSL | TBD | - | TBD | - | TBD | - | TBD | - | tCK | 1 |
| Loopback LBDQS Output High Time | tLBQSH | TBD | - | TBD | - | TBD | - | TBD | - | tCK | 1 |
| Loopback LBDQS to LBDQ Skew | tLBDQSQ | TBD | - | TBD | - | TBD | - | TBD | - | tCK/2 | 1 |
| Loopback LBDQ Output Time from LBDQS | tLBQH | TBD | - | TBD | - | TBD | - | TBD | - | tCK/2 | 1 |
| Loopback Data valid window (tLBQH-tLBD-QSQ) of each UI per DRAM | tLBDVW | TBD | - | TBD | - | TBD | - | TBD | - | tCK/2 | 1 |

9.3 Loopback Output Timing (Cont'd)

Table 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400

| Speed | | DDR5-6800 | | DDR5-7200 | | DDR5-7600 | | DDR5-8000 | | DDR5-8400 | | Units | NOTE |
|----------------------------------------------------------------|---------|-----------|-----|-----------|-----|-----------|-----|-----------|-----|-----------|-----|-------|------|
| Parameter | Symbol | MIN | MAX | | |
| Loopback Timing | | | | | | | | | | | | | |
| Loopback LBDQS Output Low Time | tLBQSL | TBD | - | tCK | 1 |
| Loopback LBDQS Output High Time | tLBQSH | TBD | - | tCK | 1 |
| Loopback LBDQS to LBDQ Skew | tLBDQSQ | TBD | - | tCK/2 | 1 |
| Loopback LBDQ Output Time from LB-DQS | tLBQH | TBD | - | tCK/2 | 1 |
| Loopback Data valid window (tLBQH-tLBDQSQ) of each UI per DRAM | tLBDVW | TBD | - | tCK/2 | 1 |

Note(s):

1: Based on Loopback 4-way interleave setting (see MR53)




Figure 203 — Loopback Strobe to Data Relationship

LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or the same as previous technologies but has not yet been reviewed or determined to be the working assumption.

9.3.1 Alert_n Output Drive Characteristic

A functional representation of the output buffer is shown in Figure 204. Output driver impedance RON is defined as follows:

$$RON_{Pd} = \frac{V_{out}}{|I_{out}|} \text{ under the condition that } RON_{Pu} \text{ is off}$$




Figure 204 — Output Buffer Function

Table 442 — RON_{Pd} Vout Values

| Resistor | Vout | Min | Max | Unit | NOTE |
|------------|--------------------------|-----|------|------------|------|
| RON_{Pd} | $V_{OLdc} = 0.1 * VDDQ$ | 0.3 | 1.1 | $R_{ZQ}/7$ | |
| | $V_{OMdc} = 0.8 * VDDQ$ | 0.4 | 1.1 | $R_{ZQ}/7$ | |
| | $V_{OHdc} = 0.95 * VDDQ$ | 0.4 | 1.25 | $R_{ZQ}/7$ | |

9.3.2 Output Driver Characteristic of Connectivity Test (CT) Mode

Following Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test (CT) Mode.

The individual pull-up and pull-down resistors (RON_{Pu_CT} and RON_{Pd_CT}) are defined as follows:

$$RON_{Pu_CT} = \frac{V_{DDQ} - V_{OUT}}{|I_{out}|}$$

$$RON_{Pd_CT} = \frac{V_{OUT}}{|I_{out}|}$$




Figure 205 — Output Driver

Table 443 — RONNOM_CT Vout Values

| RONNOM_CT | Resistor | Vout | Max | Units | NOTE |
|-----------|----------|----------------------------|-----|------------|------|
| 34Ω | RONPd_CT | $VOBdc = 0.2 \times VDDQ$ | 1.9 | $R_{ZQ}/7$ | 1,2 |
| | | $VOLdc = 0.5 \times VDDQ$ | 2.0 | $R_{ZQ}/7$ | 1,2 |
| | | $VOMdc = 0.8 \times VDDQ$ | 2.2 | $R_{ZQ}/7$ | 1,2 |
| | | $VOHdc = 0.95 \times VDDQ$ | 2.5 | $R_{ZQ}/7$ | 1,2 |
| | RONPu_CT | $VOBdc = 0.2 \times VDDQ$ | 1.9 | $R_{ZQ}/7$ | 1,2 |
| | | $VOLdc = 0.5 \times VDDQ$ | 2.0 | $R_{ZQ}/7$ | 1,2 |
| | | $VOMdc = 0.8 \times VDDQ$ | 2.2 | $R_{ZQ}/7$ | 1,2 |
| | | $VOHdc = 0.95 \times VDDQ$ | 2.5 | $R_{ZQ}/7$ | 1,2 |

NOTE 1 Connectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is defined.
 NOTE 2 Uncalibrated drive strength tolerance is specified at +/- 30%