


3 Functional Description

3.1 Simplified State Diagram



LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or the same as previous technologies but has not yet been reviewed or determined to be the working assumption.

4 DDR5 SDRAM Command Description and Operation

4.1 Command Truth Table

- Notes 1, 2 & 14 apply to the entire Command truth table
- To improve command decode time, the table has been optimized to orient all 1-cycle commands together and all 2-cycle commands together; allowing CA1 to be used to identify the difference between a 1-cycle and a 2-cycle command.

[BG=Bank Group Address, BA=Bank Address, R=Row Address, C=Column Address, MRA=Mode Register Address, OP=Op Code, CID=Chip ID, DDPID=Dual Die Package ID, CW=Control Word, X=Don't Care, V=Valid].

Table 241 — Command Truth Table

| Function | Abbreviation | CS_n | CA Pins | | | | | | | | | | | | | NOTES |
|---------------------------------|--------------|------|---------|-----|-----|-----|-----|-------|------|------|----------|------|------|--------------|------|-------------------------|
| | | | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | CA8 | CA9 | CA10 | CA11 | CA12 | CA13 |
| Activate | ACT | L | L | L | R0 | R1 | R2 | R3 | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | R4 | R5 | R6 | R7 | R8 | R9 | R10 | R11 | R12 | R13 | R14 | R15 | R16 | CID3/ R17 |
| RFU | RFU | L | H | L | L | L | L | V | V | V | V | V | V | V | V | 11,17,20,21, 23,24 |
| | | H | V | V | V | V | V | V | V | V | V | V | V | V | V | |
| RFU | RFU | L | H | L | L | L | H | V | V | V | V | V | V | V | V | |
| | | H | V | V | V | V | V | V | V | V | V | V | V | V | V | |
| Write Pattern | WRP | L | H | L | L | H | L | H | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | V | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | H | H | V | CID3 |
| Write Pattern w/ Auto Precharge | WRPA | L | H | L | L | H | L | H | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | V | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | AP=L | H | V | CID3 |
| RFU | RFU | L | H | L | L | H | H | V | V | V | V | V | V | V | V | |
| | | H | V | V | V | V | V | V | V | V | V | V | V | V | V | |
| Mode Register Write | MRW | L | H | L | H | L | L | MRA0 | MRA1 | MRA2 | MRA3 | MRA4 | MRA5 | MRA6 | MRA7 | V/ DDPID |
| | | H | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | OP6 | OP7 | V | V | CW | V | V | 8,11,13,20, 22,23,24 |
| Mode Register Read | MRR | L | H | L | H | L | H | MRA0 | MRA1 | MRA2 | MRA3 | MRA4 | MRA5 | MRA6 | MRA7 | V/ DDPID |
| | | H | L | L | V | V | V | V | V | V | V | CW | V | V | V | 8,13,20,22, 23,24,25,26 |
| Write | WR | L | H | L | H | H | L | BL*=L | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | V | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | H | WR_Partial=L | V | CID3 |
| Write w/Auto Precharge | WRA | L | H | L | H | H | L | BL*=L | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | V | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | AP=L | WR_Partial=L | V | CID3 |
| Read | RD | L | H | L | H | H | H | BL*=L | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | H | V | V | CID3 |
| Read w/Auto Precharge | RDA | L | H | L | H | H | H | BL*=L | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2/ DDPID |
| | | H | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | V | AP=L | V | V | CID3 |
| VrefCA Command | VrefCA | L | H | H | L | L | L | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | OP6 | L | V/ DDPID |
| VrefCS Command | VrefCS | L | H | H | L | L | L | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | OP6 | H | V/ DDPID |
| Refresh All | REFab | L | H | H | L | L | H | CID3 | V | V | V or RIR | H | L | CID0 | CID1 | CID2/ DDPID |
| Refresh Management All | RFMab | L | H | H | L | L | H | CID3 | V | V | V | L | L | CID0 | CID1 | CID2/ DDPID |
| Refresh Same Bank | REFsb | L | H | H | L | L | H | CID3 | BA0 | BA1 | V or RIR | H | H | CID0 | CID1 | CID2/ DDPID |
| Refresh Management Same Bank | RFMsb | L | H | H | L | L | H | CID3 | BA0 | BA1 | V | L | H | CID0 | CID1 | CID2/ DDPID |
| Precharge All | PREFab | L | H | H | L | H | L | CID3 | V | V | V | V | L | CID0 | CID1 | CID2/ DDPID |
| Precharge Same Bank | PRESb | L | H | H | L | H | L | CID3 | BA0 | BA1 | V | V | H | CID0 | CID1 | CID2/ DDPID |


Table 241 — Command Truth Table (Cont'd)

4.7 Read Operation

The Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation is initiated by the Read Command during which the beginning column address and bank/group address for the data to be retrieved from the array is provided. The data is driven by the DRAM on its DQ pins RL (CL) cycles after the Read Command along with the proper waveform on the DQS inputs. Read Latency (RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing (MR40 OP[2:0]).

4.7.1 Read Burst Operation

During a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF (optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.




NOTE 1 BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 In this example, Read DQS Offset Timing is set to 0 Clocks.

Figure 27 — Read Burst Operation (BL16)



NOTE 1 BC=8, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble


NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 In this example, Read DQS Offset Timing is set to 0 Clocks

NOTE 4 In non-CRC mode, DQS_t and DQS_c stop toggling at the completion of the BC8 data bursts, plus the postamble.

Figure 28 — Read Burst Operation (BC8)

4.7.1 Read Burst Operation (Cont'd)



NOTE 1 BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble

NOTE 2 DES commands are shown for ease of illustration; other commands may be valid at these times.

NOTE 3 Two different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower with a 1 Clock setting. In the lower case, the DQS is started 1 clock earlier than normal with respect to RL (CL).

NOTE 4 In both cases, the Data does not move

Figure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)

4.7.2 Burst Read Operation Followed by a Precharge

The minimum external Read command to Precharge command spacing to the same bank is equal to tRTP with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by tRTP.min. A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- 1 The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.
- 2 The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.

Examples of Read commands followed by Precharge are shown in Figure 30 and Figure 31.