


x86 (Dis)assembly

Georgios (George) Portokalidis

How the World Is (for CPUs)

- PC: Program counter
 - Address of next instruction
- Memory
 - Byte addressable array
 - Code and user data
 - Stack to support procedures
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching



Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But Intel has done just that!
 - In terms of speed. Less so for low power.


Intel x86 Processors

■ Machine Evolution

■ 386	1985	0.3M
■ Pentium	1993	3.1M
■ Pentium/MMX	1997	4.5M
■ PentiumPro	1995	6.5M
■ Pentium III	1999	8.2M
■ Pentium 4	2001	42M
■ Core 2 Duo	2006	291M
■ Core i7	2008	731M

■ Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores



x86 Integer Registers

- General purpose registers
 - On 32-bit architectures EAX, EBX, ECX, EDX, EDI, ESI, ESP, EBP
- The instruction pointer (IP)
 - Also referred to as program counter (PC)
 - EIP on 32-bit
- FLAGS register
 - Used for control flow operations, etc.
 - EFLAGS

register encoding		high 8-bit	low 8-bit	16-bit	32-bit
0		AH (4)	AL	AX	EAX
3		BH (7)	BL	BX	EBX
1		CH (5)	CL	CX	ECX
2		DH (6)	DL	DX	EDX
6		SI		SI	ESI
7		DI		DI	EDI
5		BP		BP	EBP
4		SP		SP	ESP
	31	16	15	0	

	FLAGS		FLAGS	EFLAGS
	IP		IP	EIP
	31	0		

x86-64 Integer Registers

%rax	%eax
%rbx	%ebx
%rcx	%ecx
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d

x86-64 Integer Registers

Can reference low-order bytes too

- d suffix for lower 32-bits (r8d)
- w suffix for lower 16-bits (r8w)
- b suffix for lower 8-bits (r8b)

%r8	%r8d
%r9	%r9d
%r10	%r10d
%r11	%r11d
%r12	%r12d
%r13	%r13d
%r14	%r14d
%r15	%r15d

Typical Register Uses

- EAX: accumulator
- EBX : Pointer to data
- ECX: Counter for string operations and loops
- EDX: I/O Operations
- EDI: Destination for string operations
- ESP: Stack pointer
- EBP: Frame pointer

register encoding	high 8-bit		low 8-bit	16-bit	32-bit
0		AH (4)	AL	AX	EAX
3		BH (7)	BL	BX	EBX
1		CH (5)	CL	CX	ECX
2		DH (6)	DL	DX	EDX
6		SI		SI	ESI
7		DI		DI	EDI
5		BP		BP	EBP
4		SP		SP	ESP
	31	16	15	0	

	FLAGS		FLAGS	EFLAGS
	IP		IP	EIP
	31		0	

Assembly Syntax


- Intel: OP dest, src
- AT&T: OP src, dest
- Unix systems prefer AT&T
 - We are going to use the same as the GNU assembler (gas syntax)

Assembly Instructions

- **pushq**: push quad word to stack
- **movq**: Move quad word
- **imull**: Signed multiply long
- **addl**: Add long

```
pushq  %rbp
movq   %rsp, %rbp
movl   %edi, -20(%rbp)
movl   %esi, -24(%rbp)
movl   %edx, -28(%rbp)
movl   -20(%rbp), %eax
imull  -28(%rbp), %eax
movl   %eax, %edx
movl   -24(%rbp), %eax
addl   %edx, %eax
imull  -28(%rbp), %eax
```

Operand Sizes



Memory Operands

- Parentheses indicate a memory operand
- Each memory address can be defined as:
Base+Index*Scale+Disp
- In AT&T syntax: disp(base, index, scale)
 - disp, index, and scale are optional

```
pushq %rbp
movq  %rsp, %rbp
movl  %edi, -20(%rbp)
movl  %esi, -24(%rbp)
movl  %edx, -28(%rbp)
movl  -20(%rbp), %eax
imull -28(%rbp), %eax
movl  %eax, %edx
movl  -24(%rbp), %eax
addl  %edx, %eax
imull -28(%rbp), %eax
```

Memory Addressing Modes

- Normal (B) $\text{Mem}[\text{Reg}[R]]$
 - Register R specifies memory base address
 - Pointer dereferencing in C

```
movq (%rcx), %rax
```

- Displacement D(B) $\text{Mem}[\text{Reg}[R]+D]$
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp), %rdx
```

Memory Addressing Modes

- Most General Form

$D(B,I,S)$ $\text{Mem}[\text{Reg}[R_b] + S * \text{Reg}[R_i] + D]$

D: Constant “displacement” 1, 2, or 4 bytes

Rb: Base register

Ri: Index register: Any, except for **%rsp**

S: Scale: 1, 2, 4, or 8

movq 8(%rbp, %rax, 4), %rdx

Immediates

- Constants or immediates are defined using \$
- In decimal, unless:
 - *0x* prefix is used → hexadecimal
 - *0* prefix is used → octal

addl \$1, %eax

Immediates can help you identify the syntax

Endianness

- Memory representation of multi-byte integers
- For example, the integer: 0x0A0B0C0Dh


- Big-endian \leftrightarrow highest order byte first

0A 0B 0C 0D

- Little-endian \leftrightarrow lowest order byte first (X86)

0D 0C 0B 0A

Endianness



Load Effective Address

- **leaq Src, Dst**

- Src is address mode expression
- Set Dst to address denoted by expression

- Computing addresses without a memory reference

- E.g., translation of `p = &x[i];`

- Computing arithmetic expressions of the form $x + k * y$


- $k = 1, 2, 4, \text{ or } 8$

- Example: **leaq (%rdi,%rdi,2), %rax**

- (Ab) used by the compiler to perform arithmetic operations without affecting EFLAGS

Control Flow Instructions (aka Branches)

- Jumps → Sets PC and redirects control flow
 - Relative (fixed) offset from next instruction (direct jump)
 - Absolute address in register or memory location (indirect jump, uses pointer)
- Conditional jumps → Sets PC and redirects control flow if condition code is true
 - Usually preceded by a comparison or test instruction
 - Always direct
 - Other architectures (e.g., ARM) allow other instructions to also execute conditionally
- Calls → Calls function at address
 - Relative (fixed) offset from next instruction (direct call)
 - Absolute address in register or memory location (indirect call, uses pointer)
 - Also pushes address of next instruction to stack (memory)
- Returns → Returns from current function
 - Pops address from stack
 - Sets PC to absolute address popped



We'll discuss
these in detail
later!

Jumps and Conditional Jumps


```
if (a > b) {  
    c = d;  
} else {  
    d = c;  
}
```

13:	cmp	-0x8(%rbp), %eax	
16:	jle	0x8	→ 0x18 + 0x8
18:	mov	-0x10(%rbp), %eax	
1b:	mov	%eax, -0xc(%rbp)	
1e:	jmp	0x6	→ 0x20 + 0x6
20:	mov	-0xc(%rbp), %eax	←
23:	mov	%eax, -0x10(%rbp)	
26:	mov	-0xc(%rbp), %eax	←

Jumps and Conditional Jumps

```
if (a > b) {  
    c = d;  
} else {  
    d = c;  
}
```

```
13:  cmp    -0x8(%rbp), %eax  
16:  jle     0x8 → 0x18 + 0x8  
18:  mov     -0x10(%rbp), %eax  
1b:  mov     %eax, -0xc(%rbp)  
1e:  jmp     0x6 → 0x20 + 0x6  
20:  mov     -0xc(%rbp), %eax  
23:  mov     %eax, -0x10(%rbp)  
26:  mov     -0xc(%rbp), %eax
```



Jumps


- **jmp rel (jmp 0x6)**
 - **rel** can be 8, 16, or 32 bit immediate
 - Relative jump to next instruction: **target** \leftarrow **next instruction address + rel**
- **jmp *%reg (jmp *%rax)**
 - **reg** can be 16, 32 or 64-bit wide
 - Absolute jump to address in register
- **jmp *(%reg) (jmp * (%rax))**
 - **Memory** can be 16, 32 or 64-bit wide
 - Absolute jump to the address the register points to

Common Conditional Jumps

■ `jcc rel (jle 0x8)`

- `rel` can be 8, 16, or 32 bit immediate
- If condition is met, relative jump to next instruction (**branch taken**): **target** \leftarrow next instruction address + `rel`
- If condition is **not** met, execute next instruction (**branch fallthrough**)

jX	Description
<code>jmp</code>	Unconditional
<code>je</code>	Equal / Zero
<code>jne</code>	Not Equal / Not Zero
<code>jg</code>	Greater (Signed)
<code>jge</code>	Greater or Equal (Signed)
<code>jl</code>	Less (Signed)
<code>jle</code>	Less or Equal (Signed)



S Indicates a Status Flag
 C Indicates a Control Flag
 X Indicates a System Flag

Reserved bit positions. DO NOT USE.
 Always set to values previously read.

EFLAGS Register

Common Conditional Jumps

jX	Description	Condition
jmp	Unconditional	1
je	Equal / Zero	ZF
jne	Not Equal / Not Zero	$\sim ZF$
jg	Greater (Signed)	$\sim (SF \wedge OF) \ \& \ \sim ZF$
jge	Greater or Equal (Signed)	$\sim (SF \wedge OF)$
jl	Less (Signed)	$(SF \wedge OF)$
jle	Less or Equal (Signed)	$(SF \wedge OF) \mid ZF$

Condition Codes Set by Compare

- Explicit Setting by Compare Instruction

- `cmpq Src2, Src1`

- `cmpq b, a` like computing $a - b$ without setting destination

- **CF set** if carry out from most significant bit (used for unsigned comparisons)

- **ZF set** if $a == b$

- **SF set** if $(a - b) < 0$ (as signed)

- **OF set** if two's-complement (signed) overflow

- $(a > 0 \ \&\& \ b < 0 \ \&\& \ (a - b) < 0) \ || \ (a < 0 \ \&\& \ b > 0 \ \&\& \ (a - b) > 0)$

Condition Codes (Explicit Setting: Test)

- Explicit Setting by Test instruction
 - **testq** *Src2*, *Src1*
 - **testq** *b*, *a* like computing *a&b* without setting destination
 - Sets condition codes based on value of *Src1* & *Src2*
 - Useful to have one of the operands be a mask
- **ZF set** when *a&b* == 0
- **SF set** when *a&b* < 0

Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?

```
ADDR:  mov    -0x10(%ebp), %eax
```

Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?
 - x86 32-bit → using constant (code can't move)

```
        mov     ADDR, %edx
ADDR:   mov     -0x10(%ebp), %eax
```

Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?
 - x86 32-bit → using constant (code can't move)
 - x86-64 → RIP-relative addressing

What will be the value of ADDR?

```
        mov     ADDR, %edx
ADDR:   mov     -0x10(%ebp), %eax
```

```
        mov     ADDR(%rip), %edx
ADDR:   mov     -0x10(%ebp), %eax
```

Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?
 - x86 32-bit → using constant (code can't move)
 - x86-64 → RIP-relative addressing

What will be the value of ADDR?

```
        mov     ADDR, %edx
ADDR:   mov     -0x10(%ebp), %eax
```

```
        mov     $0(%rip), %edx
ADDR:   mov     -0x10(%ebp), %eax
```

Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?
 - x86 32-bit → using constant (code can't move) **OR using call/pop (movable code) aka GETPC**
 - x86-64 → RIP-relative addressing

```
L1:      call    L1
L1:      pop     %edx
        add     $(ADDR-L1), %edx
ADDR:    mov     -0x10(%ebp), %eax
```

```
                                mov     0(%rip), %edx
ADDR:    mov     -0x10(%ebp), %eax
```


Absolute, Relative, and PC-Relative Addressing

- When using immediates (constants) jumps, conditional jumps, calls, etc. use relative addressing
 - Immediate is added to address of next address
- Memory operations always use absolute addressing!
- How can I load ADDR onto a register?
 - x86 32-bit → using constant (code can't move) **OR using call/pop (movable code)**
 - x86-64 → RIP-relative addressing

	jmp	GETA			mov	0(%rip), %edx
L1:	pop	%edx		ADDR:	mov	-0x10(%ebp), %eax
	jmp	ADDR				
GETA:	call	L1				
ADDR:	mov	-0x10(%ebp), %eax				

Alternative call/pop sequence

Disassembling

- The process of recovering the assembly code of a binary
- Can be hard, specially for CISC variable-length instruction sets, like x86
- In this course we will gdb and objdump
 - gdb: while debugging use the `disas` command or the assembly layout
 - `objdump -d`: the utility attempts to disassemble a given binary

