### Chapter 5

# Introduction to VHDL

### 5.1 Hardware Description Language (HDL)

☐ A computer language used to design circuits with text-based descriptions of the circuits.

□ VHSIC: Very High Speed Integrated Circuit

□ VHDL (VHSIC Hardware Description Language) is the industry-standard language used for programming PLDs.

### VHDL History

□Developed by defense contractors (承包商) as a standard for programming circuits.

□Currently defined by IEEE Standard 1076-1993.

□ Related standard for certain data types is IEEE Standard 1164-1993.

#### **VHDL**

- ☐ Used to describe the structure or behavior of hardware.
- Describes how the hardware should operate (modeling).
- Describes how the hardware should be built (synthesis).
- □ In VHDL, the designer enters text according to the **syntax** of the language.
- □**Syntax:** The rules of construction, or "grammar", of a programming language.

### Entity and Architecture

☐ Two basic constructs required for all VHDL code.

□The entity (實體) declaration describes the inputs and outputs.

☐ The architecture body defines the relationships between the inputs and outputs.


#### VHDL Entity

- □ Defines the external aspects(外觀) of the function.
- ☐ Each input or output is a **port**.
- ☐ The type of port is defined by **mode**.
- ☐ Majority Vote Circuit


Output is **High** with two or more **High** inputs.

☐ Graphic symbol representing the VHDL file in a Quartus II Block

Diagram File.



a. Logic circuit



b. Symbol for VHDL majority vote design

#### VHDL Entity Declaration and Architecture Body

■ Mode: data direction ☐ Type: range of values (BIT: "0" and "1") ■ Symbol (<=): y gets (a and b) or (b and c) or (a and c) entity name ENTITY majority\_vote IS PORT(

a, b, c: IN BIT;

y : OUT BIT); entity declaration END majority vote; ARCHITECTURE maj\_vote OF majority\_vote IS BEGIN Architecture architecture name y <= (a and b) or (b and c) or (a and c); body END maj vote;

### Port Modes and Types

- □IN refers to a port used only for input.
- **OUT** refers to a port used only for output.

- **BIT** refers to the port type.
- □ A port designated as type **BIT** can have a value of either '0' or '1'.

### Boolean Operators in VHDL

□AND, OR, NOT, NAND, NOR, XOR, and XNOR are represented as written.

- □VHDL has no order of precedence for Boolean operators.
- □ Expressions must be written explicitly with parentheses.

### Boolean Operators Example

$$\Box Y = AB + ABC$$

 $\square$   $Y \le (a \text{ and}(\text{not b})) \text{ or } ((\text{not a}) \text{ and b and } (\text{not c}));$ 

 $\square$   $Y \leq \operatorname{not}((a \text{ and } b) \text{ or } ((not a) \text{ and } (not c)) \text{ or } d);$ 

#### Example 5.1

Write a VHDL file for the logic circuit in Figure 5.2, assuming all ports are of type BIT.




FIGURE 5.2 Example 5.1: Logic Circuit

#### **Solution**

The Boolean expression for the circuit in Figure 5.2 is  $Y = AB + \overline{A}\overline{C} + D$ . This is described by the following VHDL design entity.


## Signal Concurrency(同時發生)

☐ Concurrent means simultaneous.

- ☐ The statements in an architecture body are evaluated at the same time, they are not dependent on the order in which they are written.
- ☐ A change in one input common to several circuits affects all the circuits at the same time.

### Signal Concurrency


- ☐ Half adder
- ☐ If A=1, B=1: SUM=0, CARRY\_OUT=1
- ☐ If A=1, B=0: SUM=1, CARRY\_OUT=0




### Signal Concurrency Example


- sum <= a xor b;
- carry\_out <= a and b
- □The order in which the statements are written is not important.(順序不重要)
- □Both are executed at the same time.
- ☐ This is how the hardware behaves.

- ☐ Created using the Quartus II Text Editor
- Start a New File.
- ☐ Select VHDL File from the **Device Design Files** tab.
- ☐ The text editor automatically opens.




- ☐ Name the file and save as type VHDL.
- ☐ Check Create new project based on this file.
- ☐ Click Save.
- ☐ Click Yes when asked if you want to create a new project from this file.





- □ VHDL code is entered in the Text Editor window.
- ☐ For reference, the text editor will number each line of code.
- ☐ Save and compile your completed VHDL code.

- New file → Vector Waveform File
- $\square$  Node finder  $\rightarrow$  for input a, b, c and output y
- $\square$  Set End Time  $\rightarrow$  100 us





Waveform1.vwf\* - OX ☐ Group a, b, and c + Pointer: Master Time Bar: 26.89 us Interval: 26.88 us End 100.0 us Name 10.55 na 8.0 80 80 BX X Group Group name: inputs Radix: Binary Display gray code count as binary count majority\_vote.vwf\* + Pointer: 47.69 us Master Time Bar: Interval: 47.68 us 100.0 us End OK. Cancel Val. Name **⊞** inputs B 000 1000


**□** Set Count Value

☐ Set Timing


☐ Fit Window








☐ Group and individual input waveform



□ Run simulation



#### 5.3 Valid Names in VHDL – 1

☐ A valid name in Quartus is called a **name** identifier.

All ports, signals, variables, entity names, architecture bodies, or similar objects must use names that are recognized by Quartus.

#### Valid Names in VHDL – 2

□ VHDL is not case sensitive. (不分大小寫)
□ Name identifiers consists of a letter followed by any number of letters or numbers.
□ A space in a name is considered invalid.
□ VHDL keywords should be capitalized. (大寫)
□ User names should be written in lowercase.
□ An underscore can be written within a name but cannot start or end the name.
□ Two consecutive underscores are not permitted.

### Reserved Keywords

- Reserved keywords are words that have a specific function in VHDL.
- ☐ They cannot be used as object names.

☐ A complete listing of the VHDL reserved keyword can be found in the Quartus II Help File.

### Example

```
□ Valid names: decode8

just_in_time

What_4
```

☐ Invalid names: 8decode

```
8decode(begins with a digit)in__time(two consecutive underscores)_What_4(begins with underscore)my design(space inside a name)your_words?(special character ? not allowed)signal(reserved keyword)
```

### Reserved Keywords for VHDL 1993

abs	file	nand	select
access	for	new	severity
after	function	next	signal
alias		nor	shared
all	generate	not	sla
and	generic	null	sll
architecture	group		sra
array	guarded	of	srl
assert	7 11	on	subtype
attribute	if a subject	open	
	impure	or	then
begin	in	others	to
block	inertial	out	transport
body	inout		type
buffer	is	package	
bus		port	unaffected
	label	postponed	units
case	library	procedure	until
component	linkage	process	use
configuration	literal	pure	
constant	loop	4	variable
		range	
disconnect	map	record	wait
downto	mod	register	when
		reject	while
else		rem	with
elsif		report	
end		return	xnor
entity		rol	xor
exit		ror	

#### **Comments**

☐ A comment is explanatory text that is ignored by the compiler.

□Comments are preceded by two consecutive hyphens.


□Example: -- this is a comment.

#### Port Modes – 1

- ☐ Defines the ports direction of data flow.
- □ IN data flows from an INPUT pin to the CPLD's logic.
- **OUT** − data flows from the CPLD's logic to an OUTPUT.
- □ INOUT refers to a bidirectional port that allows data to flow in both directions.

#### Port Modes – 2

■ **BUFFER** refers to a special case of OUT that has a feedback connection back into the CPLD logic that allows the port value to be changed by the CPLD.



Modes of VHDL ports

**BUFFER** and **OUT** modes

### Type

□ A type in VHDL is a property applied to a port, signal or variable that defines what values the object can have.

□Common types: BIT, STD\_LOGIC and INTEGER.(常用的)

#### **BIT**

□BIT can have only two values '0' and '1'.

□ Values are placed in single quotes.

□VHDL treats them like ASCII characters.

#### BIT\_VECTOR

- □BIT\_VECTOR: a one-dimensional **array** of elements, each of type BIT.
- ☐ The range of the array is indicated by listing its upper and lower bounds.

☐ d: IN BIT\_VECTOR (3 downto 0).

 $\Box$  d: IN BIT\_VECTOR (0 to 3).

### IN BIT\_VECTOR (3 downto 0)

1(2)		(0)
d(3)	<b>/</b> —	().
$\mathbf{u}(\mathbf{J})$	<u> </u>	Ο,

$$d(2) <= '1';$$

$$d(1) \le 0';$$

$$d(0) <= '1'$$

d3d2d1d0

$$d <= "0101";$$

(一次設定)

高位在左邊

### IN BIT\_VECTOR (0 to 3)

	_
	•
V	9
	V

$$d(2) <= '1';$$

$$d(1) \le 0';$$


$$d(0) <= '1'$$

#### d0d1d2d3

#### 高位在右邊


#### IN BIT\_VECTOR (0 to 3)

☐ One-dimensional array



#### **Example 5.2 -1**


#### **□** Bit



#### **Example 5.2 -2**

#### ☐ Bit Vector

Rewrite the file to make use of BIT\_VECTOR rather than BIT types.



#### Solution

The file can be rewritten as follows.

```
-- 4-bit bitwise AND function
-- y = a and b;

ENTITY bitwise_and_vec_4 IS

PORT(

a, b : IN BIT_VECTOR(3 downto 0);

y : OUT BIT_VECTOR(3 downto 0));


END bitwise_and_vec_4;
```


```
ARCHITECTURE and_gate OF bitwise_and_vec_4 IS
BEGIN

y <= a and b; Outputs assigned as a vector
END and_gate;
```

#### Making a Graphic Symbol from VHDL


- ☐ Open the VHDL file and its associated project.
- ☐ Select Create/Update from the File menu.
- **□** Select Create Symbol Files for the Current File






□ A graphic symbol is derived from VHDL code:


- > VHDL code defining the inputs and outputs as separate ports shows the inputs and outputs as thin lines. (細線)
- > VHDL code defining inputs and outputs as vectors shows the inputs and outputs as thick lines. (粗線)



☐ Symbol for 4-bit AND array (Separate Inputs)



☐ Symbol for 4-bit AND array (Combined Inputs)



#### Selected Signal Assignment Statements -1

□ Selected Signal Assignment Statements list alternatives that are available for each value of an expression, then select a course (路線) of action based on the value of the expression.

A better way to encode this function is to use a **selected signal assignment statement.** This statement allows us to assign alternative values to an object, based on the status of a reference signal. The form of the statement is:

#### Selected Signal Assignment Statements -2

	-				
$D_2$	$D_1$	$D_0$	Y		
0	0	0	0		
0	0	1	0		
0	1	0	1		
0	1	1	0		
1	0	0	0		
1	0	1	0		
1	1	0	0		
1	1	1	1		

Boolean Expression

$$Y = D^2 D^1 D^0 + D^2 D^1 D^0$$

shown in Table 5.2 we can represent the corresponding expression in VHDL a lows, assuming we have defined d as having type BIT\_VECTOR (2 downto

```
WITH d SELECT

y <= '1' WHEN "010",  yis '1' when d is 010

'1' WHEN "111",  yis '1' when d is 111

'0' WHEN others;  otherwise y is '0'.
```

This statement can be interpreted as saying, "when the value of d is either or "111", set the output y to '1'. Otherwise, set the value of y to '0'." The key others is used to specify all cases other than those explicitly selected.

#### **Example 5.3 -1**

**TABLE 5.3** Truth Table for Boolean Expression in Example 5.3

$D_3$	$D_2$	$D_1$	$D_0$	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Use a VHDL selected signal assignment statement to encode the Boolean exp sion given by:  $Y = \bar{D}_3 \bar{D}_2 D_1 D_0 + \bar{D}_3 D_2 D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 D_0 + D_3 D_2 \bar{D}_1 \bar{D}_0$ Also, create a simulation in Quartus II that verifies the correct operation of the des

#### Solution


The Boolean expression can be represented by the truth table shown in Table For each line where Y = 1, we find a minterm that can be used as a term VHDL selected signal assignment statement.

The VHDL file for the truth table in Table 5.3 is as follows:

```
ENTITY select_example IS
      PORT (
              d : IN BIT_VECTOR(3 downto 0);
             v : OUT BIT);
   END select_example;
   ARCHITECTURE cct OF select_example IS
   BEGIN
                                               d(3)
      WITH d SELECT
                          '1' WHEN "0011",
                          '1' WHEN "0110",
Select the value
                          '1' WHEN "1001",
of y based on
                          '1' WHEN "1100",
the value of d.
                          '0' WHEN others;
                 Value
                                               Default
                 of y
   END cct;
                                               case
```

#### **Example 5.3 -2**

Figure 5.26 shows the simulation of the design, indicating that the outputs HIGH where selected in the VHDL file and LOW elsewhere.



#### STD\_LOGIC or STD\_LOGIC VECTOR

□IEEE Std. 1164 Multi-Valued Logic.

Gives a broader range of output values than just '0' and '1'.

□Can be any of nine values.

#### IEEE Std. 1164 Multi-Valued Logic - 1

- ☐ "Forcing" level: gate output
- ☐ "Weak" level: specified by a pull-up or pull-down resistor not important to us
- ☐ "Z" state: high-impedance state of tristate buffer
- ☐ Majority of applications : "X", "0", "1", and "Z"

' U '	Uninitialized
' X '	Forcing Unknown
'0'	Forcing 0
'1'	Forcing 1
'Z'	High Impedance
' W '	Weak Unknown
'L'	Weak 0
'H'	Weak 1
' - '	Don't Care

#### IEEE Std. 1164 Multi-Valued Logic - 2

- ☐ To use STD\_LOGIC in a VHDL file:
  - ➤ Include reference to the **ieee** VHDL library and the **std\_logic\_1164** package before the entity declaration.

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL

☐ The **std\_logic\_1164** package contains all type definitions of the STD\_LOGIC types.

#### Example 5.4


Rewrite the VHDL file for the 4-bit AND array of Example 5.2 using STD\_LOGIC\_VECTOR types.

#### Solution

```
These lines required when using
LIBRARY ieee;
                                STD_LOGIC or
USE ieee.std_logic_1164.ALL;
                                STD_LOGIC_VECTOR
ENTITY bitwise_and_std_4 IS
  PORT (
      a, b : IN STD_LOGIC_VECTOR(3 downto 0);
           : OUT STD_LOGIC_VECTOR(3 downto 0));
END bitwise_and_std 4;
ARCHITECTURE and gate OF bitwise and std 4 IS
BEGIN
   y \ll a and b;
END and_gate;
```

#### **Example 5.5 -1**

Write a VHDL design file that describes the operation of the quadruple tris buffer shown in Figure 5.27. Create a simulation in Quartus II that verifies the rect operation of the design.




Truth Table for a Quad Tristate Buffer

$\bar{G}$	Y1	Y2	<i>Y</i> 3	<i>Y</i> 4
0	A1	A2	A3	A4
1	'Z'	'Z'	'Z'	'Z'

Quadruple Tristate Buffer


Figure 5.27

#### **Example 5.5 -2**



## **Example 5.5 -3**

#### Simulation of a 4-bit Tristate Buffer



54

#### **Integers**

□ VHDL INTEGER types are represented by the range of 32-bit positive and negative numbers.

-2,147,483,648 to +2,147,483,647.

☐ The following two expressions produce the same result in hardware:

d: IN BIT\_VECTOR (3 downto 0);

d: IN INTEGER RANGE (0 to 7);

#### NATURAL & POSITIVE Subtypes

- □NATURAL: (自然數)
  - The set of all integers greater than or equal to '0'.
- □POSITIVE: (正整數)
  - The set of all integers greater than or equal to 1.
- □Constants in all these types are written in VHDL without quotes(" ") (e.g., y <= 3;).

## **Example 5.6 -1**

☐ Write VHDL for the following truth table

A digital circuit is specified by the truth table shown in Table 5.5.

**TABLE 5.5** Truth Table for Example 5.5

$D_2$	$D_1$	$D_0$	Y	$D_2$	$D_1$	$D_0$	Y
0	0	0	0	1	0	0	0
0	0	1	1 /	1	0	1	1 >
0	1	0	0/	1	1	0	1 /
0	1	1	0	1	1	1	0

## **Example 5.6 -2**

```
The VHDL following code has been written to describe the operation
circuit:
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  ENTITY truth_table IS
     PORT (
         d: IN STD_LOGIC_VECTOR(3 downto 0);
         y : OUT STD_LOGIC);
  END truth_table;
  ARCHITECTURE a OF truth_table IS
  BEGIN
     WITH d SELECT
         y <= '1' WHEN "001",
               '1' WHEN "101",
               '1' WHEN "110"
               '0' WHEN others;
  END a;
```

## **Example 5.6 -3**

```
Rewrite the code so that d is specified as type INTEGER.
  Solution
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  ENTITY truth_table IS
     PORT (
                  INTEGER RANGE 0 to
             IN
          y: OUT STD_LOGIC);
  END truth_table;
  ARCHITECTURE a OF truth_table IS
  BEGIN
                                 d is type INTEGER
     WITH d SELECT
             <= '1' WHEN 1,
                 '1' WHEN 5,
                 '1' WHEN 6
                 '0' WHEN others;
  END a;
                        y is type STD_LOGIC
```

59

#### 5.5 Signals in VHDL

☐ A signal is defined as an internal connection within a VHDL architecture that connects parts of the design together.


□ Acts like an internal wire inside the design.

# 

☐Bundling or linking the ports together.


☐ Uses the & operator.


 $\Box inputs <= a \& b \& c;$ 



Digital Function Block

#### Truth table






> inputs(2) <= a; inputs(1) <= b; inputs(0) <= c;</pre>

```
w <= outputs(3);
x <= outputs(2);
y <= outputs(1);
z <= outputs(0);</pre>
```

```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY signal_ex IS
   PORT (
      a, b, c : IN STD_LOGIC;
      w, x, y, z : OUT STD_LOGIC);
END signal_ex;
ARCHITECTURE sig OF signal_ex IS
   -- Declaration area
   -- Define signals here
   SIGNAL inputs : STD_LOGIC_VECTOR(2 downto 0);
   SIGNAL outputs: STD_LOGIC_VECTOR(3 downto 0);
BEGIN
   -- Concatenate input ports into 3-bit signal
   inputs <= a & b & c;
```

```
abc
                             WXYZ
  WITH inputs SELECT
                            "1000" WHEN "000",
        outputs
                            "0100" WHEN "001",
                            "0110" WHEN "010",
                            "1001" WHEN "011",
                            "0110" WHEN "100",
                            "0001" WHEN "101",
                            "1001" WHEN "110",
                            "0010" WHEN "111",
                            "0000" WHEN others;
   -- Separate signal into individual ports
   w <= outputs(3);
   x \ll \text{outputs}(2);
   y <= outputs(1);
   z <= outputs(0);
END sig;
```

The simulation for the example design, including internal signals



## Single- & Multiple-Bit Signals

□3-bit port defined as:

➤ d: IN STD\_LOGIC\_VECTOR (2 downto 0);

□Single-bit port defined as:

> enable: IN STD\_LOGIC;

## Combining Single- & Multiple-Bit Signals

- □Define the signal:
  - ➤ inputs : STD\_LOGIC\_VECTOR (3 downto 0);
- □Concatenate the ports into a signal:
  - > inputs <= enable & d;

#### HW