

# RTR532 2018 Spring **«In the VHDL!»**Lecture 02

- VHDL signal data types and operations
- VHDL assignment constructions
- Example counter
- Using entity as component
- Top-level VHDL entity and FPGA physical pins

#### VHDL «basic rules»


- Case Insensitive: signal = Signal = SIGNAL
- Line finished by;
- Bit defined with ' () '
- Array defined with "0000"
- Comment with «--»
- White space does not matter (this is NOT python)
- One top-level VHDL file per project (entity name = project name)
- There is no one correct way to do it.

# VHDL signal data types and operations

#### Digital signal (width, levels)

- How we represent numbers in digital?
- 1 bit
- X bits

Dec	115
Hex	73
Binary	01110011



#### Data types are defined in library!

#### std\_logic\_1164

```
std_logic 1 bit, '1', '0', 'X', 'U' std_logic vector(N-1 downto 0) N bit digital signal
```


#### numeric\_std

```
unsigned(N-1 downto 0)
signed(N-1 downto 0)
X bit digital signal, interpreted as
unsigned bit vector

X bit digital signal, interpreted as
signed bit vector

Synthesis assigns a bit vector. Can be
interpreted as both signed and
unsigned
```

#### std\_logic



#### std\_logic\_vector

Width 4 bits

```
:= '0' & '0' & '0' ; --coupled bits
:= "0000"; --init as array
:= x"0"; --init as hex
:= (others => '0'); --init wide
:= (0 => '0', 1 => '0', others => 'Z');
```

x"0" – value in hex char 0123456789ABCDEF 1 char – 4 bits

Accessing single std\_logic bit of std\_logic\_vector

```
tmp <= tmp_output_4(0);
tmp <= tmp_output_4(4); --is this OK?
tmp <= tmp_output_4(BIT); --BIT - integer type</pre>
```

signal tmp output 4 : std logic vector (3 downto 0); -- no init

#### Whiteboard exercise

- Define signal of type std\_logic, name zuperSignal, init value of 1
- Define signal of type std\_logic\_vector, width 8 bits, name zuperVector, init value of 115 (dec)
- Assign 3rd bit of zuperVector to zuperSignal

### Operations (use IEEE.std\_logic\_1164.all;)


```
Assign <= b_out <= b_in; --assign value</li>
You can assign only matching data types.
Initialize := signal b_sig : std_logic := `0';
Concatenating & b_out <= b_in & b_in; --join together (b_in 1bit, b_out - 2bit wide!)</li>
```

#### Signal widths must be defined correctly, else – error by software

Logic operators <u>NOT, AND, OR, NAND, NOR, XOR, XNOR</u>


```
B_out <= not b_in;
b_out <= a_in and b_in;
b_out <= a_in or b_in;
b_out <= a_in nand b_in;
b_out <= a_in nor b_in;
b_out <= a_in xor b_in;
b_out <= a_in xor b_in;</pre>
```

### Operations (use numeric std)



#### Illustration from doulos inc.

#### Conversion between types



#### Illustration from doulos inc.

#### Whiteboard exercise


 Convert integer dec 15 to unsigned std\_logic\_vector of length N=24 bits

### VHDL assignment constructions

Four – asynchronous

Two – synchronous

#### Example 4:1 mux (x – dont care)




: out std logic

end mux 4 1;

```
s1
      s0
             x3
                    x2
                           x1
                                   x0
                                           0
       0
                                    1
                                           1
                             X
                                           0
                                    X
              X
                     Х
                             1
                                    X
                                           1
                                           0
                             X
                                    X
       0
                     1
                                           1
              X
                             X
                                    X
                                           0
                             X
                                    Х
                     X
                                           1
                             X
                                   X
```

#### MUX 4:1 with logic gates



#### Let us use logic gates to implement this!

```
y \le (x(0)) and (not s(1)) and (not s(0))) or (x(1)) and (not s(1)) and (s(0))) or (x(2)) and (s(1)) and (not s(0))) or (x(3)) and (s(1)) and (s(0));
```

#### NOT EFFECTIVE – hard to debug, easy mistakes!

#### 1/4 When - Else

<expression> can be

- Constant values
- Other signals
- Operations with signals

```
<expression> when <condition> else
b out <=
              <expression> when <condition> else
              <expression>;
                                                  <condition> can be
                                                    Comparison (>, <,
              b in when sel carry = '0' else
b out <=
                                                    =, etc)
              a in when sel carry = '1' else
               1 () 1;
               (b in and a in) when sel carry = '0' else
b out <=
               (b in or a in) when sel carry = '1' else
               1 () 1 ;
```

--when-else is a single long line statement!

#### MUX 4:1 When-Else

```
y \le x(0) when s = "00" else
      x(1) when s = "01" else
      x(2) when s = "10" else
      x(3) when s = "11" else
      1 0 1 ;
                                   x0
                                   x1
                                       MUX
                                   x2
                                       4:1
                                   x3
                                    s<sub>0</sub>
                                    s1
```

#### 2/4 With-Select

<expression> can be

- Constant values
- Other signals
- Operations with signals

--with-select is a single long line statement!

#### MUX 4:1 With-select

```
with s select
    y \le x(0) when "00",
          x(1) when "01",
          x(2) when "10",
          x(3) when "11",
          '0' when others;
                                   x0
                                   x1
                                       MUX
                                   x2
                                       4:1
                                   x3
                                    s<sub>0</sub>
                                    s1
```

#### What is VHDL Process?

- VHDL process is «evaluated» only when signals in sensitivity list changes (high to low, etc.)
- Process allows to use sequential statements
  - If, case, variable, ...

Process name - optional

Sequential statements

```
process_name : process(sensitivity list)

begin

(a, b, ...)

end process;
```

#### 3/4 If-Else (only inside process)

Elsif - short of else if


#### MUX 4:1 If-else

```
process(s, x)
begin
     if (s = "00") then
    y \le x(0);
elsif (s = "01") then
      y \le x(1);
    elsif (s = "10") then
    y <= x(2);
elsif (s = "11") then
       y \le x (3);
     else
       y <= '0';
     end if;
end process;
```

-- or **process**(s)

To change output

only when S changes



#### 4/4 Case (only inside process)

```
process name : process(sensitivity list)
begin
  case (signal name)
    when choice1 =>
      <expressions>
    when choice2 =>
      <expressions>
    when others =>
      <expressions>
 end case;
end process;
```

Case starts...

If signal\_name = choice1, then...

Execute this, when signal does not match any choices

**End Case** 


#### MUX 4:1 Case

```
process(s, x)
begin
  case (s) is
    when "00" =>
      y \le x(0);
    when "01" =>
      y \le x(1);
    when "10" =>
      y \le x(2);
    when "11" =>
      y \le x(3);
    when others =>
      y <= '0';
  end case;
end process;
```

-- or **process**(s)

To change output

only when S changes



#### Synchronous assignment

- VHDL functions to detect edge of signal
  - rising\_edge(sig),
  - falling\_edge(sig)
- Option 1 use clock signal rising\_edge in process with
  - if-else
  - case
- Option 2 run asnynchronous signal through process with rising edge

```
process(clk)
begin
  if rising_edge(clk) then
       y_sync <= y;
  end if;
end process;</pre>
```

Whiteboard exercise:
How will this be implemented in the FPGA?

### If-Else, Case MUX 4:1, synchronous


#### **Synchronous If-else**

```
process(clk)
begin
  if rising edge(clk) then
    if (s = "00") then
      y \leq x(0);
    elsif (s = "01") then
      v \le x(1);
    elsif (s = "10") then
      y \le x(2);
    elsif (s = "11") then
      y \le x(3);
    else
      v <= '0';
    end if;
  end if:
end process;
```

#### Synchronous case

Example (async to sync)

```
entity mux 4 1 is
port
  clk
            : in std Logic;
            : in std logic vector(3 downto 0);
: in std logic vector(1 downto 0);
            : out std logic
end mux 4 1;
architecture beh of mux 4 1 is
      signal y async : std logic : = '0';
begin
      y_async <= x(0) when s = "00" else x(1) when s = "01" else
                  x(2) when s = "10"
                  x(3) when s = "11" else
      process(clk)
      begin
      if rising edge (clk) then
         y <= y async;
      end if:
      end process;
end beh;
```



Implements mux 4:1 in the LUT using WHEN-ELSE

Implements flip flop (register, trigger)

#### Whiteboard example

- Signal lcd 1 bit std\_logic
- Signal counter 8 bit std\_logic\_vector, that is being incremented 0 to 255 non stop
- Assume the signals are defined
- Write a when-else construct to set signal «lcd»
  - low when «counter» is 0 to 64
  - high when «counter» is 65 to 200
  - high impendance when «counter» is 201 to 255

# Quartus example — counter 102\_counter.vhd (in 102\_quartus project)

counter 8b (signal name «cnt signal», type unsigned)

reset input

clock input

counter value output

counter 50% value output

# Using entity as component

#### Delay Pulse Module entity

Entity (to be used)

```
entity delayed_pulse_module is
port
(
clk : in std_logic;
i : in std_logic;
o_del : out std_logic
);
end delayed_pulse_module;
```

- Component definition goes in Architecture (before BEGIN)
- Component port mapping goes in Architecture (after BEGIN)

Followed by architecture....

### Delayed pulse module (DPM) izsaukšana mūsu arhitektūrā

```
Entity replaced with
architecture behavioral of advanced mux is
                                                             component keyword
  component delayed pulse module
  port
                                                          Unique name for THIS instance
                                                               of the component
    clk : in std logic;
                                                           (you can use one component
    i : in std Logic;
                                                                 multple times)
    o del: out std logic
  end component;
                                                                 component name
begin
  INST DEL MOD 1 : delayed pulse module
  port map
     clk
                     => clk,
                     => sel,
                     => sel carry
     o del
  );
end behavioral;
                                                              Advanced mux signals or
                                                                   inputs/outputs
                              Port mapping operator =>
```

Quartus example – integrate 102 counter.vhd 102.vhd

# Top-level VHDL entity and FPGA physical pins

#### What, why?

- From one side VHDL top level entity
- From other side FPGA physical pins


### Connecting them with Quartus Pin Planner

- Pin Planner software tool
- .QSF (Quartus Settings File) part of Quartus project

#### Which pins to use?

- FPGA pinout in datasheet
- Which pins are connected where ?
- C5G User Manual


Top View - Wire Bond Cyclone II - EP2C35F672C7



Signal Name	FPGA Pin No.	Description
LCD_DATA[0]	PIN_J1	LCD Data[0]
LCD_DATA[1]	PIN_J2	LCD Data[1]
LCD_DATA[2]	PIN_H1	LCD Data[2]
LCD_DATA[3]	PIN_H2	LCD Data[3]
LCD_DATA[4]	PIN_J4	LCD Data[4]
LCD_DATA[5]	PIN_J3	LCD Data[5]
LCD_DATA[6]	PIN_H4	LCD Data[6]
LCD_DATA[7]	PIN_H3	LCD Data[7]
LCD_RW	PIN_K4	LCD Read/Write Select, 0 = Write, 1 = Read
LCD_EN	PIN_K3	LCD Enable
LCD_RS	PIN_K1	LCD Command/Data Select, 0 = Command, 1 = Data
LCD_ON	PIN_L4	LCD Power ON/OFF
LCD_BLON	PIN_K2	LCD Back Light ON/OFF

#### Top-level VHDL entity example

```
--define connections to outside
entity lcd io demo is
port
                                  : in std logic;
  clk
                                  : in std logic;
  rst
  1cd data
                                  : out std logic vector(7 downto 0);
  lcd rw
                                  : out std logic;
  lcd en
                                  : out std logic;
  1cd rs
                                  : out std logic;
  lcd on
                                  : out std logic;
  lcd blon
                                  : out std logic
end lcd io demo:
```



# Quartus example — assign pins for l02\_quartus\_pins project

Start Analysis and Synthesis Assignments – Pin Planner

41

#### .qsf file with pins

```
set location assignment PIN H3 -to lcd data[7]
set location assignment PIN H4 -to lcd data[6]
set location assignment PIN J3 -to lcd data[5]
set location assignment PIN J4 -to lcd data[4]
set location assignment PIN H2 -to lcd data[3]
set location assignment PIN H1 -to lcd data[2]
set location assignment PIN J2 -to lcd data[1]
set location assignment PIN J1 -to lcd data[0]
set location assignment PIN K3 -to lcd en
set location assignment PIN L4 -to lcd on
set location assignment PIN K1 -to lcd rs
set location assignment PIN K4 -to lcd rw
set location assignment PIN N2 -to clk
set location assignment PIN K2 -to lcd blon
set location assignment PIN G26 -to rst
```

#### Lecture Summary

- Remember from this lecture:
  - Signal data types and operations where to find how-to
  - Signal assignment options (at least names of them!) and where to find code examples
  - How to use entity as component in other entity
  - How to join top-level entity io with FPGA pins

#### To do till next lecture:

- Problem set 02 (submit by 2017-03-08)
- Ideas for final project