

System/370 Reference Summary

GX20-1850-3

Fourth Edition (November 1976)

This reference summary is a minor revision and does not obsolete the previous edition. Changes include the addition of some new DASD and 3203 printer commands, the EBCDIC control characters GE and RLF, and minor editorial revisions.

The card is intended primarily for use by S/370 assembler language application programmers. It contains basic machine information on Models 115 through 168 summarized from the System/370 Principles of Operation (GA22-7000-4), frequently used information from the VS and VM assembler language manual (GC33-4010), command codes for various I/O devices, and a multi-code translation table. The card will be updated from time to time. However, the above manuals and others cited on the card are the authoritative reference sources and will be first to reflect changes.

To distinguish them from instructions carried over from S/360, the names of instructions essentially new with S/370 are shown in italics. Some machine instructions are optional or not available for some models. For those that are available on a particular model, the user is referred to the appropriate systems reference manual. For a particular installation, one must ascertain which optional hardware features and programming system(s) have been installed. The floating-point and extended floating-point instructions, as well as the instructions listed below, are not standard on every model. Monitoring (the MC instruction) is not available on the Model 165, except by field installation on purchased models.

Conditional swapping CPU timer and clock comparator Direct control Dynamic address translation

Input/output
Multiprocessing
PSW key handling

CDS, CS SCKC, SPT, STCKC, STPT RDD, WRD LRA, PTLB, RRB, STNSM, STOSM CLRIO, SIOF SIGP, SPX, STAP, STPX IPK, SPKA

Comments about this publication may be sent to the address below. All comments and suggestions become the property of IBM.

IBM Corporation, Technical Publications/Systems, Dept. 824, 1133 Westchester Avenue, White Plains, N.Y. 10604.

MACHINE INSTRUCTIONS	;	0.0	500	(2)
	INEMONIC	OP CODE	FOR MAT	OPERANDS
Add (c) Add (c)	AR A	1A 5A	RR RX	R1,R2 R1,D2(X2,B2)
Add Decimal (c)	AP	FA	SS	D1(L1,B1),D2(L2,B2)
Add Halfword (c)	AH	4A	RX	R1,D2(X2,B2)
Add Logical (c) Add Logical (c)	ALR AL	1E 5E	RR RX	R1,R2 R1,D2(X2,B2)
AND (c)	NR	14	RR	R1,R2
AND (c)	N	54	RX	R1,D2(X2,B2)
AND (c)	NI NC	94 D4	SI SS	D1(B1),I2 D1(L,B1),D2(B2)
AND (c) Branch and Link	BALR	05	RR	R1,R2
Branch and Link	BAL	45	RX	R1,D2(X2,B2)
Branch on Condition	BCR	07 47	RR RX	M1,R2 M1,D2(X2,B2)
Branch on Condition Branch on Count	BC BCTR	06	RR	R1,R2
Branch on Count	BCT	46	RX	R1,D2(X2,B2)
Branch on Index High	BXH	86	RS	R1,R3,D2(B2)
Branch on Index Low or Equal Clear I/O (c.p)	BXLE CLRIO	87 9D01	RS S	R1,R3,D2(B2) D2(B2)
Compare (c)	CR	19	RR	R1,R2
Compare (c)	С	59	RX	R1,D2(X2,B2)
Compare and Swap (c) Compare Decimal (c)	CS CP	BA F9	RS SS	R1,R3,D2(B2) D1(L1,B1),D2(L2,B2)
Compare Double and Swap (c)	CDS	BB	RS	R1,R3,D2(B2)
Compare Halfword (c)	СН	49	RX	R1,D2(X2,B2)
Compare Logical (c)	CLR	15	RR RX	R1,R2 R1,D2(X2,B2)
Compare Logical (c) Compare Logical (c)	CL CLC	55 D5	SS	D1(L,B1),D2(B2)
Compare Logical (c)	CLI	95	SI	D1(B1),I2
Compare Logical Characters	CLM	BD	RS	R1,M3,D2(B2)
under Mask (c) Compare Logical Long (c)	CLCL	0F	RR	R1,R2
Convert to Binary	CVB	4F	RX	R1,D2(X2,B2)
Convert to Decimal	CVD	4E	RX	R1,D2(X2,B2)
Diagnose (p)	DR	83 1D	RR	Model-dependent R1,R2
Divide Grand Control	, D	5D	RX	R1,D2(X2,B2)
Divide Decimal	DP	FD	SS	D1(L1,B1),D2(L2,B2)
Edit (c)	ED EDMK	DE DF	SS SS	D1(L,B1),D2(B2) D1(L,B1),D2(B2)
Edit and Mark (c) Exclusive OR (c)	XR	17	RR	R1,R2
Exclusive OR (c)	X	57	RX	R1,D2(X2,B2)
Exclusive OR (c)	XI	97	SI SS	D1(B1),I2 D1(L,B1),D2(B2)
Exclusive OR (c) Execute	XC EX	D7 44	RX	R1,D2(X2,B2)
Halt I/O (c,p)	ню	9E0		D2(B2)
Halt Device (c,p)	HDV	9E0		D2(B2)
Insert Character Insert Characters under Mask (c	IC ICM	43 BF	RX RS	R1,D2(X2,B2) R1,M3,D2(B2)
Insert PSW Key (p)	IPK	B20		((1,1110,152(52)
Insert Storage Key (p)	ISK	09	RR	R1,R2
Load	LR L	18 58	RR RX	R1,R2 R1,D2(X2,B2)
Load Load Address	LA	41	RX	R1,D2(X2,B2)
Load and Test (c)	LTR	12	RR	R1,R2
Load Complement (c) Load Control (p)	LCR LCTL	13 B7	RR RS	R1,R2 R1,R3,D2(B2)
Load Halfword	LH	48	RX	R1,D2(X2,B2)
Load Multiple	LM	98	RS	R1,R3,D2(B2)
Load Negative (c)	LNR	11	RR RR	R1,R2 R1,R2
Load Positive (c) Load PSW (n,p)	LPR LPSW	10 82	S	D2(B2)
Load Real Address (c,p)	LRA	B1	RX	R1,D2(X2,B2)
Monitor Call	MC	AF	SI	D1(B1),I2
Move Move	MVI MVC	92 D2	SI SS	D1(B1),12 D1(L,B1),D2(B2)
Move Long (c)	MVCL	0E	RR	R1,R2
Move Numerics	MVN	D1	SS	D1(L,B1),D2(B2)
Move with Offset Move Zones	MVO MVZ	F1 D3	SS SS	D1(L1,B1),D2(L2,B2) D1(L,B1),D2(B2)
Multiply	MR	1C	RR	R1,R2
Multiply	M	5C	RX	R1,D2(X2,B2)
Multiply Decimal 🚟 🛫 💝 Multiply Halfword	- M₽ MH	FC 4C	SS RX	D1(L1,B1),D2(L2,B2) R1,D2(X2,B2)
OR (c)	OR	16	RR	R1,R2

MACHINE INSTRUCTIONS	(Contd)	OP	FOR-	3	Floating-Poin	t Instructions (Cont	:d)	0.0	500	4
147 11114	EMONIC		MAT RX	OPERANDS R1,D2(X2,B2)	NAI		MNEMONIC	OP CODE	FOR- MAT	OPERANDS
011 (0)	0 0I		nn SI	D1(B1),I2	Compare, Long	(c) ·	CDR	29	RR	R1,R2
O11 (c)	OC		SS	D1(L,B1),D2(B2)	Compare, Long		CD	69	RX	R1,D2(X2,B2)
011 (0)	PACK		SS	D1(L1,B1),D2(L2,B2)	Compare, Short		CER	39	RR	R1,R2
, acr	PTLB	B20D	S	, ,	Compare, Short	t (c)	CE	79		R1,D2(X2,B2)
	RDD	85	SI	D1(B1),l2	Divide, Long		DDR DD	2D 6D	RR RX	R1,R2 R1,D2(X2,B2)
Reset Reference Bit (c,p)	RRB	B213		D2(B2)	Divide, Long		DER	3D	RR	R1,R2
Set Clock (c,p)	SCK	B204		D2(B2)	Divide, Short Divide, Short		DE	7D	RX	R1,D2(X2,B2)
Set Clock Comparator (p)	SCKC	B206		D2(B2)	Halve, Long		HDR	24	RR	R1,R2
.,,	SPT	B208		D2(B2)	Halve, Short		HER	34	RR	R1,R2
	SPX	B210	S RR	D2(B2)	Load and Test,	Long (c)	LTDR	22	RR	R1,R2
Set Program Mask (n) Set PSW Key from Address (p)	SPM SPKA	04 B20A		R1 D2(B2)	Load and Test,	_	LTER	32	RR	R1,R2
Set PSVV Key from Address (p) Set Storage Key (p)	SSK		RR	R1,R2	Load Complem	ent, Long (c)	LCDR	23	RR	R1,R2
	SSM		S	D2(B2)	Load Complem	ent, Short (c)	LCER	33		R1,R2
Shift and Round Decimal (c)	SRP		SS	D1(L1,B1),D2(B2),I3	Load, Long		LDR	28	RR	R1,R2
Shift Left Double (c)	SLDA		RS	R1,D2(B2)	Load, Long		LD	68	RX	R1,D2(X2,B2)
Shift Left Double Logical	SLDL	8D	RS	R1,D2(B2)	Load Negative,		LNDR LNER	21 31	RR RR	R1,R2 R1,R2
Shift Left Single (c)	SLA		RS	R1,D2(B2)	Load Negative, Load Positive, I		LPDR	20	RR	R1,R2
Shift Left Single Logical	SLL		RS	R1,D2(B2)	Load Positive, S		LPER	30	RR	R1,R2
Shift Right Double (c)	SRDA		RS	R1,D2(B2)		Extended to Long (x		25	RR	R1,R2
Shift Right Double Logical	SRDL		RS	R1,D2(B2)		Long to Short (x)	LRER	35	RR	R1,R2
Shift Right Single (c)	SRA	8A	RS	R1,D2(B2)	Load, Short		LER	38	RR	R1,R2
Shift Right Single Logical	SRL		RS	R1,D2(B2)	Load, Short		LE	78	RX	R1,D2(X2,B2)
Signal Processor (c,p)	SIGP	AE 9C00	RS	R1,R3,D2(B2)	Multiply, Exten	nded (x)	MXR	26	RR	R1,R2
Start I/O (c,p)	SIO	9C00		D2(B2) D2(B2)	Multiply, Long		MDR	2C	RR	R1,R2
Start I/O Fast Release (c,p)	SIOF		s RX	R1,D2(X2,B2)	Multiply, Long		MD	6C	RX	R1,D2(X2,B2)
Store	ST	50 B203		D2(B2)	Multiply, Long.		MXDR	27	RR	R1,R2
Store Channel ID (c,p)	STIDC STC	42	RX	R1,D2(X2,B2)	Multiply, Long.		MXD	67	RX	R1,D2(X2,B2)
Store Character Store Characters under Mask	STCM	BE	RS	R1,M3,D2(B2)	Multiply, Short	:	MER	3C	RR	R1,R2
Store Clock (c)	STCK	B205		D2(B2)	Multiply, Short	:	ME	7C	RX	R1,D2(X2,B2)
Store Clock Comparator (p)	STCKC	B207		D2(B2)	Store, Long		STD	60	RX	R1,D2(X2,B2)
Store Control (p)	STCTL	В6	RS	R1,R3,D2(B2)	Store, Short		STE	70	RX	R1,D2(X2,B2)
Store CPU Address (p)	STAP	B212	S	D2(B2)		alized, Extended (c,x)	SXR	37	RR	R1,R2
Store CPU ID (p)	STIDP	B202	S	D2(B2)	Subtract Norma		SDR SD	2B 6B	RR RX	R1,R2 R1,D2(X2,B2)
Store CPU Timer (p)	STPT	B209		D2(B2)		alized, Long (c) alized, Short (c)	SER	3B	RR	R1,R2
Store Halfword	STH	40	RX	R1,D2(X2,B2)		alized, Short (c)	SE	7B	RX	R1,D2(X2,B2)
Store Multiple	STM	90	RS	R1,R3,D2(B2)		rmalized, Long (c)	SWR	2F	RR	R1,R2
Store Prefix (p)	STPX	B211		D2(B2)		rmalized, Long (c)	SW	6F	RX	R1,D2(X2,B2)
Store Then AND System	STNSM	AC	SI	D1(B1),I2		rmalized, Short (c)	SUR	3F	RR	R1,R2
Mask (p)	OTOOM	۸.	CI	D1(B1),I2		rmalized, Short (c)	SU	7F	RX	R1,D2(X2,B2)
Store Then OR System Mask (p)	STOSM SR	AD 1B	SI RR	R1,R2						
Subtract (c)	S	5B	RX	R1,D2(X2,B2)	EXTENDED	MNEMONIC INST	RUCTION	ST		
Subtract (c) Subtract Decimal (c)	SP	FB	SS	D1(L1,B1),D2(L2,B2)		Extended Code*				Machine Instr.*
Subtract Halfword (c)	SH	4B	RX	R1,D2(X2,B2)	Use	(RX or RR)	Meaning			(RX or RR)
Subtract Logical (c)	SLR	1F	RR	R1,R2	General	B or BR	Uncondition	nal Bra	nch	BC or BCR 15,
Subtract Logical (c)	SL	5F	RX	R1,D2(X2,B2)	donordi	NOP or NOPR	No Operation			BC or BCR 0,
Supervisor Call	SVC	0A	RR	1	After	BH or <i>BHR</i>	Branch on A			BC or BCR 2,
Test and Set (c)	TS	93	S	D2(B2)	Compare	BL or BLR	Branch on A	-		BC or BCR 4,
Test Channel (c,p)	TCH	9F00		D2(B2)	Instructions	BE or BER	Branch on A		ΙB	BC or BCR 8,
Test 1/O (c,p)	TIO	9D00		D2(B2)	(A:B)	BNH or <i>BNHR</i>	Branch on A	•		BC or BCR 13,
Test under Mask (c)	TM	91	SI	D1(B1),I2	,	BNL or BNLR	Branch on A	Not I	_ow	BC or BCR 11,
Translate	TR	DC	SS	D1(L,B1),D2(B2)		BNE or BNER	Branch on A	Not f	Equal B	BC or BCR 7,
Translate and Test (c)	TRT	DD	SS	D1(L,B1),D2(B2)	After	BO or <i>BOR</i>	Branch on C	Overflo	w	BC or BCR 1,
Unpack	UNPK	F3 84	SS SI	D1(L1,B1),D2(L2,B2) D1(B1),I2	Arithmetic	BP or <i>BPR</i>	Branch on F			BC or BCR 2,
Write Direct (p)	WRD ZAP	64 F8	SS	D1(L1,B1),D2(L2,B2)	Instructions	BM or <i>BMR</i>	Branch on N	∕linus		BC or BCR 4,
Zero and Add Decimal (c)	ZAI	10	00	D1(21,51,52(22,52)		BNP or BNPR	Branch on N	Not Plu	\$	BC or BCR 13,
Electing Doint Instructions						BNM or <i>BNMR</i>	Branch on N			BC or BCR 11,
Floating-Point Instructions			OP	FOR-		BNZ or <i>BNZR</i>	Branch on N		ro	BC or BCR 7,
NAME	MNE	MONIC	CODE			BZ or <i>BZR</i>	Branch on Z			BC or BCR 8,
Add Normalized, Extended (c,x)		AXR	36	RR R1,R2	After Test	BO or BOR	Branch if O			BC or BCR 1,
Add Normalized, Long (c)		ADR	2A	RR R1,R2	under Mask	BM or BMR	Branch if M			BC or BCR 4,
Add Normalized, Long (c)	,	٩D	6A	RX R1,D2(X2,B2)	Instruction	BZ or BZR	Branch if Ze			BC or BCR 8,
Add Normalized, Short (c)		AER	3A	RR R1,R2		BNO or BNOR	Branch if N	ot One	s	BC or BCR 14,
Add Normalized, Short (c)		4Ε 	7A	RX R1,D2(X2,B2)	†Source: GC33	3-4010; for	*Second or	erand,	not sho	wn, is D2(X2,82)
Add Unnormalized, Long (c)		AWR	2E	RR R1,R2		70 and DOS/VS.				r RR format.
Add Unnormalized, Long (c)		AW	6E 3E	RX R1,D2(X2,B2) RR R1,R2						
Add Unnormalized, Short (c)		AUR AU	7E	RX R1,D2(X2,B2)	SOME FOIT	AND EDMK PATT	ERN CHA	RACT	ERS (i	n hex)

Add Unnormalized, Short (c)

ΑU

RX

R1,D2(X2,B2)

SOME EDIT AND EDMK PATTERN CHARACTERS (in hex)

20-digit selector 21-start of significance 22-field separator

40--blank 4B-period 5B-dollar sign

5C-asterisk 6B-comma C3D9-CR

c. Condition code is set.

n. New condition code is loaded.

⁷E p. Privileged instruction.

x. Extended precision floating-point.

CONDITION CODES				(5) T
Condition Code Setting Mask Bit Value	0 8	1 4	2 2	3 (3) 1
General Instructions		•	_	
Add, Add Halfword	zero	<zero< td=""><td>>zero</td><td>overflow</td></zero<>	>zero	overflow
Add Logical	zero,	not zero,	zero,	not zero,
	no carry	no carry	carry	carry
AND	zero	not zero	_ '	
Compare, Compare Halfword	equal	1st op low	1st op high	_
Compare and Swap/Double	equal	not equal	-	_
Compare Logical	equal	1st op low	1st op high	_
Exclusive OR	zero	not zero	-	_
Insert Characters under Mask Load and Test	all zero	1st bit one	1st bit zero	_
Load Complement	zero zero	<zero <zero< td=""><td>>zero >zero</td><td>_ overflow</td></zero<></zero 	>zero >zero	_ overflow
Load Negative	zero	<zero< td=""><td>_</td><td>_</td></zero<>	_	_
Load Positive	zero		>zero	overflow
Move Long	count equal	count low	count high	overlap
OR	zero	not zero	_	_ '
Shift Left Double/Single	zero	<zero< td=""><td>>zero</td><td>overflow</td></zero<>	>zero	overflow
Shift Right Double/Single	zero	<zero< td=""><td>>zero</td><td>_</td></zero<>	>zero	_
Store Clock	set	not set	error	not oper
Subtract, Subtract Halfword	zero	<zero< td=""><td>>zero</td><td>overflow</td></zero<>	>zero	overflow
Subtract Logical	_	not zero,	zero,	not zero,
T+ C-+		no carry	carry	carry
Test and Set Test under Mask	zero	one mixed	_	ones
Translate and Test	zero zero	incomplete	complete	U1163
	2610	meompiete	complete	
Decimal Instructions				
Add Decimal	zero	<zero< td=""><td>>zero</td><td>overflow</td></zero<>	>zero	overflow
Compare Decimal	equal	1st op low	1st op high	_
Edit, Edit and Mark	zero	<zero< td=""><td>>zero</td><td></td></zero<>	>zero	
Shift and Round Decimal Subtract Decimal	zero zero	<zero <zero< td=""><td>>zero >zero</td><td>overflow overflow</td></zero<></zero 	>zero >zero	overflow overflow
Zero and Add	zero	<zero< td=""><td>>zero</td><td>overflow</td></zero<>	>zero	overflow
_	20.0	(20.0	, 20, 0	0,0,,,,
Floating-Point Instructions				
Add Normalized	zero	<zero< td=""><td>>zero</td><td>_</td></zero<>	>zero	_
Add Unnormalized	zero	<zero 1st op low</zero 	>zero 1st op high	_
Compare Load and Test	equal zero	<zero< td=""><td>>zero</td><td></td></zero<>	>zero	
Load Complement	zero	<zero< td=""><td>>zero</td><td></td></zero<>	>zero	
Load Negative	zero	<zero< td=""><td>-</td><td>_</td></zero<>	-	_
Load Positive	zero	_	>zero	-
Subtract Normalized	zero	<zero< td=""><td>>zero</td><td></td></zero<>	>zero	
Subtract Unnormalized	zero	<zero< td=""><td>>zero</td><td>-</td></zero<>	>zero	-
Input/Output Instructions				
Clear I/O	no oper in	CSW stored	chan busy	not oper
3.03. 77 3	progress		,	
Halt Device	interruption	CSW stored	channel	not oper
	pending		working	
Halt I/O	interruption	CSW stored	burst op	not oper
	pending		stopped	
Start I/O, SIOF	successful	CSW stored	busy	not oper
Store Channel ID	ID stored	CSW stored	busy	not oper
Test Channel	available	interruption pending	burst mode	not oper
Test I/O	available	CSW stored	busy	not oper
System Control Instructions				
Load Real Address	translation	ST entry	PT entry	length
Coad Fred Address	available	invalid	invalid	violation
Reset Reference Bit	R=0, C=0	R=0, C=1	R=1, C=0	R=1, C=1
Set Clock	set	secure	_	not oper
Signal Processor	accepted	stat stored	busy	not oper

CNOP ALIGNMENT

	DOUBLEWORD								
	WORD				WORD				
HALFWOR	RD HALFWORD		HALFWORD		HALFWORD				
BYTE BY	TE BYTE	BYTE	BYTE	BYTE	BYTE	BYTE			
) 0,4 0,8	2,4		0,4		2,4 6,8				

ASSEMBLER IN	STRUCTIO	NS [†]
Function	Mnemonic	Meaning
Data definition	DC DS CCW	Define constant Define storage Define channel command word
Program sectioning and linking	START CSECT DSECT DXD* CXD* COM ENTRY EXTRN WXTRN	Start assembly Identify control section Identify dummy section Define external dummy section Cumulative length of external dummy section Identify blank common control section Identify entry-point symbol Identify external symbol Identify weak external symbol
Base register assignment	USING DROP	Use base address register Drop base address register
Control of listings	TITLE EJECT SPACE PRINT	Identify assembly output Start new page Space listing Print optional data
Program Control	ICTL ISEQ PUNCH REPRO ORG EQU OPSYN* PUSH* POP* LTORG CNOP COPY END	Input format control Input sequence checking Punch a card Reproduce following card Set location counter Equate symbol Equate operation code Save current PRINT or USING status Restore PRINT or USING status Begin literal pool Conditional no operation Copy predefined source coding End assembly
Macro definition	MACRO MNOTE MEXIT MEND	Macro definition header Request for error message Macro definition exit Macro definition trailer
Conditional assembly	ACTR AGO AIF ANOP GBLA GBLB GBLC LCLA LCLB LCLC SETA SETB SETC	Conditional assembly loop counter Unconditional branch Conditional branch Assembly no operation Define global SETA symbol Define global SETB symbol Define global SETC symbol Define local SETA symbol Define local SETB symbol Define local SETB symbol Set arithmetic variable symbol Set character variable symbol

SUMMARY OF CONSTANTS[†]

TYPE	IMPLIED LENGTH, BYTES	ALIGNMENT	FORMAT	TRUNCA- TION/ PADDING
С		byte	characters	right
X	-	byte	hexadecimal digits	left
В	-	byte	binary digits	left
F	4	word	fixed-point binary	left
Н	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
L	16	doubleword	extended floating-point	right
P	-	byte	packed decimal	left
Z	-	byte	zoned decimal	left
Α	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	-
V	4	word	externally defined address value	left
α*	4	word	symbol naming a DXD or DSECT	left

 $\mbox{tSource: GC33-4010; for OS/VS, VM/370, and DOS/VS. }\mbox{OS/VS and VM/370 only.}$

Invalid

Sense

xxxx 0000

tttt 0100

xxxx 1000

tttt 1100

x-Bit ignored.

7

DIRECT ACCESS STORAGE DEVICES

3330-3340-3350 SERIES (GA26-1592, -1617, -1619, -1620, -1638); 2305/2835 (GA26-1589); 2314, 2319 (GA26-3599, -1606)

See systems reference manuals for restrictions.

C	ommand	MT Off	MT On*	Count
Control Search	Orient (c) Recalibrate Seek Seek Cylinder Seek Head Space Count Set File Mask Set Sector (a,f) Restore (executes as a no-op) Vary Sensing (c) Diagnostic Load (a) Diagnostic Write (a) Home Address Equal Identifier Equal	MT Off 2B 13 07 0B 1B 0F 1F 23 17 27 53 73 39 31 51	B9 B1 D1	Count Nonzero Nonzero 6 6 6 1 1 Nonzero 1 1 512 4 5
Co	Identifier Equal or High Key Equal Key High Key Equal or High Key and Data Equal (d) Key and Data High (d) Key and Data Eq. or Hi (d)	71 29 49 69 2D 4D 6D	F1 A9 C9 E9 AD CD ED	5 KL KL KL Number of bytes
Continue Scan	Search Equal (d) Search High (d) Search High or Equal (d) Set Compare (d) Set Compare (d) No Compare (d)	25 45 65 35 75 55	A5 C5 E5 B5 F5 D5	(including mask bytes) in search argument
Read	Home Address Count Record 0 Data Key and Data Count, Key and Data IPL Multiple Count, Key, Data (b) Sector (a,f)	1A 12 16 06 0E 1E 02 5E 22	9A 92 96 86 8E 9E	Number of bytes to be transferred Max. track len
Sense	Sense I/O Sense I/O Type (b) Read, Reset Buffered Log (b) Read Buffered Log (c) Device Release (e) Device Reserve (e) Read Diagnostic Status 1 (a)	04 E4 A4 24 94 B4		24 (a); 6 (d) 7 24 128 24 (a); 6 (d) 24 (a); 6 (d) 16 or 512
Write	Home Address Record 0 Erase Count, Key and Data Special Count, Key and Data Data Key and Data	19 15 11 1D 01 05 0D		5, 7, or 11 8+KL+DL of RC 8+KL+DL 8+KL+DL 8+KL+DL DL KL+DL

a. Except 2314, 2319.

e. String switch or 2-channel switch

3330-3340-3350 series only. required.

2305/2835 only. Special feature required on 3340.

GX20-1850-3

International Business Machines Corporation **Data Processing Division** 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only)

IBM World Trade Corporation 360 Hamilton Avenue, White Plains, New York 10601 (International)

CONSOLE PRINTERS

01 Write, No Carrier Return Sense 04 09 Write, Auto Carrier Return Audible Alarm 0B Read Inquiry 0A

tttt tt01

†††† ††**10**

†††† ††11

0000 0011

† Modifier bit for specific type of I/O device

Write

Read

Control

3504, 3505 CARD READERS/3525 CARD PUNCH

Standard Command Code Assignments (CCW bits 0-7)

Transfer in Channel

Read Backward

Source: GA21-9124

Control No Operation

Command	Binary	Hex	Bit Meanings
Sense	0000 0100	04	SS Stacker
Feed, Select Stacker	SS10 F011		00 1
Read Only*	11D0 F010		01/10 2
Diagnostic Read (invalid for 3504) Read, Feed, Select Stacker* Write RCE Format*	1101 0010 SSD0 F010 0001 0001	D2 11	F Format Mode Unformatted
3504, 3505 only Write OMR Format [†]	0011 0001	31	1 Formatted <u>D</u> <u>Data Mode</u> 0 1-EBCDIC
3525 only	0011 0001	0.	1 2—Card image
Write, Feed, Select Stacker Print Line*	SSD0 0001 LLLL L101		L Line Position 5-bit binary value

^{*}Special feature on 3525.

PRINTERS: 3211/3811 (GA24-3543), 3203/IPA, 1403*/2821 (GA24-3312)

	After Write	Immed	Write without spacing	01
Space 1 Line	09	0B	Sense	04
Space 2 Lines	11	13	Load UCSB without folding	FB
Space 3 Lines	19	1 B	Fold [†]	43
Skip to Channel 0	t _	83	Unfold [†]	23
Skip to Channel 1	89	8B	Load UCSB and Fold (exc. 3211) F3
Skip to Channel 2	91	93	UCS Gate Load (1403 only)	EB
Skip to Channel 3	99	9B	Load FCB (exc. 1403)	63
Skip to Channel 4	A1	A3	Block Data Check	73
Skip to Channel 5	A9	AB	Allow Data Check	7B
Skip to Channel 6	В1	В3	Read PLB [†]	02
Skip to Channel 7	В9	BB	Read UCSB [†]	0A
Skip to Channel 8	C1	C3	Read FCB [†]	12
Skip to Channel 9	C9	CB	Diag. Check Read (exc. 3203)	06
Skip to Channel 10	D1	D3	Diagnostic Write [†]	05
Skip to Channel 1	1 D9	DB	Raise Cover [†]	6B
Skip to Channel 1:	2 E1	E3	Diagnostic Gate [†]	07
Adv. to End of She	eet (3203 or	nly) 5B	Diagnostic Read (1403 only)	02

^{*}UCS special feature; IPA diagnostics are model-dependent. [†]3211 only.

3420/3803, 3410/3411 MAGNETIC TAPE

Diagnostic Mode Set **

(**Indicates 3420 only)

D3

		·	,
See GA32-0020, -0021, -002	2 for specia	Il features and functions of specific m	od els.
IAI .		Density Parity DC Trans	Cmd
Write	01	on off	13
Read Forward	02	odd \ off	33
Read Backward	OC] _ 200 \	3B
Sense	04	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	23
Sense Reserve * *	F4	even off on	2B
Sense Release**	D4	even off { off on off	53
Request Track-in-Error	1B	- odd - ff off	73
Loop Write-to-Read**	8B		
Set Diagnose**	4B	$ \omega $	7B
Rewind	07	even off { off on off	63
Rewind Unload	0F	on (on	6B
Erase Gap	17	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	93
Write Tape Mark	1F	odd off off	B3
Backspace Block	27	800 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	BB
Backspace File	2F	even off doff	А3
•		() (on	AB
Forward Space Block	37 25	Marila Cat 2 (0 tarab) 800 bas	
Forward Space File	3F	Mode Set 2 (9-track), 800 bpi	CB
Data Security Erase **	97	Mode Set 2 (9-track), 1600 bpi	C3

0B

Mode Set 2 (9-track), 6250 bpi **

Printed in U.S.A.

[†]Special feature.

cor	DE T	TRANSLA	TION	TABLE				9
Dec.	Hex	Instruction (RR)		nics and Con EBCDIC(1)	trois ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
0	00			NUL	NUL		12-0-1-8-9	0000 0000
1	01			SOH	SOH >	ļ.	12-1 -9	0000 0001
2	02			STX	STX	+	12-2-9	0000 0010
3	03			ETX	ETX		12-3 <i>-</i> 9	0000 0011
4	04	SPM		PF	EOT ;		12-4-9	0000 0100
5	05	BALR		HT	ENQ •		12-5-9	0000 0101
6	06	BCTR		LC.	ACK .		12-6-9	0000 0110
7	07	BCR		DEL	BEL		12-7-9	0000 1000
8 9	08	SSK		GE RLF	BS		12-8-9 12-1-8-9	0000 1000 0000 1001
10	09 0A	ISK SVC	;	SMM	HT LF		12-1-6-9	0000 1011
11	0B	346		VT	VT		12-3-8-9	0000 1010
12	0C				FF		12-4-8-9	0000 1011
13	OD			CR	CR		12-5-8-9	0000 1101
14	0E	MVCL		SO	SO		12-6-8-9	0000 1110
15	OF	CLCL		SI	SI		12-7-8-9	0000 1111
16	10	LPR		DLE	DLE '		12-11-1-8-9	0001 0000
17	11	LNR		DC1	DCI		11-1-9	0001 0001
18	12	LTR		DC2	DC2		11-2-9	0001 0010
19	13	LCR		TM	DC3		11-3-9	0001 0011
20	14	NR		RES	DC4		11-4-9	0001 0100
21	15	CLR			NAK *		11-5-9	0001 0101
22	16	OR	F	BS	SYN •	•	11-6-9	0001 0110
_23	17	XR	ļ	<u>IL</u>	ETB ^		11-7-9	0001 0111
24	18	LR		CAN	CAN		11-8-9	0001 1000
25	19	CR		EM	EM		11-1-8-9	0001 1001
26	1A	AR		CC	SUB		11-2-8-9	0001 1010
27	1B_	SR		CUI	ESC		11-3-8-9 11-4-8-9	0001 1011
28 29	1C 1D	MR DR		IFS IGS	FS GS		11-5-8-9	0001 1101
30	1E	ALR		IRS	RS		11-6-8-9	0001 1101
31	1F	SLR		IUS	US		11-7-8-9	0001 1111
32	20	LPDR	-	DS	SP		11-0-1-8-9	0010 0000
33	21	LNDR		SOS	1.1	-	0-1-9	0010 0001
34	22	LTDR		FS	11		0-2-9	0010 0010
35	23	LCDR			#		0-3-9	0010 0011
36	24	HDR		BYP	\$		0-4-9	0010 0100
37	25	LRDR	-	L F	%		0-5-9	0010 0101
38	26	MXR	1	ETB	&		0-6-9	0010 0110
_39	27	MXDR	i	ESC	<u> </u>		0-7-9	0010 0111
40	28	LDR			(0-8-9	0010 1000
41		CDR)		0-1-8-9	0010 1001
42	2A	ADR	ł	SM			0-2-8-9	0010 1010
43	2B	SDR		CU2	+		0-3-8-9 0-4-8-9	0010 1011
44	2C	MDR		ENO	,		0-4-8-9	0010 1100
45	2D 2E	DDR AWR		ENQ ACK	-		0-5-8-9	0010 1101 0010 1110
47	2F	SWR	İ	BEL	i		0-7-8-9	0010 1110
48	30	LPER	<u> </u>	DLL	0		12-11-0-1-8-9	0011 0000
49	31	LNER			Ī		1-9	0011 0001
50	32	LTER		SYN	2		2-9	0011 0010
51	33	LCER		- 111	3		3-9	0011 0013
52	34	HER	<u> </u>	PN	4		4-9	0011 0100
53	35	LRER		RS	5		5-9	0011 0101
54	36	AXR		UC	6		6-9	0011 0110
_55	37	SXR		EOT	7	<u> </u>	7-9	0011 0111
56	38	LER			8	1	8-9	0011 1000
57	39	CER			9		1-8-9	0011 1001

8

< ->

CU3

DC4

NAK

SUB

1.	Two columns of EBCDIC graphics are shown. The first gives IBM standard U.S. bit pattern assign-
	ments. The second shows the T-11 and TN text printing chains (120 graphics)

61 3D 62 3E

63 3F

CER AER

SER

MER

DER

AUR

SUR

graphics).

2. Add C (check bit) for odd or even parity as needed, except as noted.

3. For even parity use CA.

TWO-CHARACTER BSC DATA LINK CONTROLS

1-8-9

2-8-9

3-8-9

4-8-9

5-8-9

6-8-9

7-8-9

0011 1001

0011 1010

0011 1011

0011 1100

0011 1101

0011 1110

-0011 1111

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'6B'	DLE,;
RVI	DLE,X'7C'	DLE,<

CODE TRANSLATION TABLE (Contd)

CO	DE	TRANSLA	ATION	TA	BLE	(Conto	1)		10
Dec.	Hex	Instruction (RX)	Grap BCDIC		and Con DIC(1)	trols ASCII	·7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
64	40	STH		Sp	Sp	@	(3)	no punches	0100 0000
65	41	LA				A		12-0-1-9	0100 0001
66 67	42 43	STC IC				B C		12-0-2 -9 12 - 0-3-9	0100 0010 0100 0011
68	44	EX				D		12-0-4-9	0100 0111
69	45	BAL				Ē		12-0-5-9	0100 0101
70	46	BCT				F		12-0-6-9	0100 0110
71	47	BC				G		12-0-7-9	0100 0111
72 73	48 49	LH CH				H I		12-0-8-9 12-1-8	0100 1000 0100 1001
74	47 4A	AH		ŧ	¢	j J		12-2-8	0100 1001
75	4B	SH			·	K	BA8 21	12-3-8	0100 1011
76	4C	MH	ц)	<	<	L	B A 84	12-4-8	0100 1100
77	4D	01/0	ĺ	((+	M	BA84 1	12-5-8	0100 1101
78 79	4E 4F	CVD	< ‡	+ 1	Ī	N O	B A 8 4 2 B A 8 4 2 1	12-6-8 12-7-8	0100 1110
80	50	ST	& +	&	&	P	BA	12	0101 0000
81	51					Q		12-11-1-9	0101 0001
82	52					R		12-11-2-9	0101 0010
<u>83</u> 84	53 54	N				S T		12-11-3-9 12-11-4-9	0101 0011
85	55	CL				U		12-11-4-9	0101 0100
86	56	0				V		12-11-6-9	0101 0110
87	57	X				W		12-11-7-9	0101 0111
88	58	L				X		12-11-8-9	0101 1000
89 90	59 5A	C A		!	į	Y 7		11-1-8 11-2-8	0101 1001 0101 1010
91	5B	S	\$	\$; \$ -	Z [B 8 2 1	11-3-8	0101 1011
92	5C	M	*	•		1	B 84	11-4-8	0101 1100
93	5D	D]))]	B 84 1	11-5-8	0101 1101
94 95	5E 5F	AL SL	; 	;	;	¬ ^	B 842 B 8421	11-6-8 11-7-8	0101 1110 0101 1111
96	60	STD	-	-	-	-	B	11	0110 0000
97	61		1	1	1	a .	A 1	0-1	0110 0001
98	62					b		11-0-2-9	0110 0010
99 100	63 64					d d		11-0-3-9 11-0-4-9	0110 0011
101	65					e		11-0-5-9	0110 0100
102	66					f		11-0-6-9	0110 0110
103	67	MXD				g		11-0-7-9	0110 0111
104 105	68 69	LD CD				h i		11-0-8-9 0-1-8	0110 1000 0110 1001
106	6A	AD		!		j		12-11	0110 1010
107	6B	SD	ļ,	!	,	k	A 8 2 1	0-3-8	0110 1011
108	6C	MD	%(%	%	I	A 8 4	0-4-8	0110 1100
109 110	6D 6E	DD AW	\ \	-	>	m	A 8 4 1	0 - 5-8 0-6-8	0110 1101
110	6F	SW		?	?	n o	A 8 4 2 A 8 4 2 1	0-7-8	0110 1110 0110 1111
112	70	STE		•	•	p	7,0421	12-11-0	0111 0000
113	71					q		12-11-0-1-9	0111 0001
114	72					r		12-11-0-2-9	0111 0010
115	73					<u>S</u>		12-11-0-3-9	0111 0011
116 117	74 75					t u		12-11-0-4-9 12-11-0-5-9	0111 0100 0111 0101
118	76					٧		12-11-0-6-9	0111 0110
119	77					W		12-11-0-7-9	0111 0111
120	78	LE		,		X		12-11-0-8-9	0111 1000
121 122	79 7A	CE AE	t			y Z	Α	1-8 2-8	0111 1001
123	7B	SE	# =	;	: # -	{ !	8 21	3-8	0111 1010 0111 1011
124	7C	ME	@ '	@	@ _	1	84	4-8	0111 1100
125	7D	DE	:	'	•	}	84 1	5-8	0111 1101
126 127	7E 7F	AU SU	> \(\sigma \)	= 17	= 11	~ DEL	842 8421	6-8 7-8	0111 1110
Tri	LIL	30	l v			VEL	0421	7-8	0111 1111

COI	DE .	TRANSLA	ATION TABLE (Contd)			(11)
Dec.	Hex	Instruction and Format	Graphics and Controls BCDIC EBCDIC(1) ASCII	7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
128	80	SSM -S			12-0-1-8	1000 0000
129	81	55,	a a 🐍	II	12-0-1	1000 0001
130	82	LPSW -S	b b	l l	12-0-2	1000 0010
131	83	Diagnose	C C A		12-0-3	1000 0011
132	84	WRD SI	d d a	1	12-0-4 12-0-5	1000 0100 1000 0101
133	85	RDD	e e		12-0-5	1000 0101
134 135	86 87	BXH	g g		12-0-7	1000 0110
136	88	SRL	h h	 	12-0-8	1000 1000
137	89	SLL	i i		12 - 0 - 9	1000 1001
138	8A	SRA			12-0-2-8	1000 1010
139	8B	SLA RS	{		12-0-3-8	1000 1011
140	8C	SRDL	S (12-0-4-8	1000 1100
141	8D	SLDL	Ä		12 - 0-5 - 8 12 - 0-6 - 8	1000 1101 1000 1110
142	8E	SRDA	+ ~		12 - 0-0-8 12 - 0-7-8	1000 1110
143 144	8F 90	SLDA STM	T		12-11-1-8	1001 0000
145	91	TAL	j j		12-11-1	1001 0001
146	92	MVI SI	k k		12-11-2	1001 0010
147	93	TS -S			12-11-3	1001 0011
148	94	NI]	m m 👸		12-11 -4	1001 0100
149	95	CLI	n n		12-11-5	1001 0101
150	96	ן יטן	0 0		12-11-6	1001 0110
151	97	XI	p p		12-11-7 12-11-8	1001 0111
152	98	LM -RS	r r \hat{o}]	12-11-8 12-11 - 9	1001 1000
153 154	99 9A		1 1 1		12-11-2 - 8	1001 1010
155	9B		}		12-11-3-8	1001 1011
156	9C	\$10,\$10F	п		12-11-4-8	1001 1100
157	9D	TIO, CLRIO)		12-11 - 5-8	1001 1101
158	9E	HIO, HDV	S ±		12-11-6-8	1001 1110
<u>159</u>	9F	TCH .			12-11-7-8	1001 1111
160	A0				11-0-1-8	1010 0000
161	Al		~		11-0-1 11-0 - 2	1010 0001
162 163	A2 A3		s s t t		11-0-2	1010 0011
164	A4		ии		11-0-4	1010 0100
165	A5		v v		11-0-5	1010 0101
166	A6		w w		11-0-6	1010 0110
167	A7		х х		11-0-7	1010 0111
168	A8		у у		11 -0- 8	1010 1000
169	A9		Z Z		11-0-9	1010 1001
170	AA				11-0-2-8	1010 1010
171	AB	CTMCAA)	L F		11-0-3-8 11-0-4-8	1010 1011 1010 1100
172 173	AC AD	STNSM STOSM SI			11-0-4-8	1010 1101
174	AE	SIGP -RS	[11-0-6-8	1010 1110
175	AF	MC -SI	•		11-0-7-8	1010 1111
176	B0	1	0		12-11-0-1-8	1011 0000
177	B1	LRA -RX			12-11-0-1	1011 0001
178	B2	See below	2		12-11-0-2	1011 0010
179	B3		3		12-11-0-3	1011 0011
180	B4		4 5		12-11-0-4	1011 0100
181	B5	CTCT			12-11-0-5	1011 0101
182 183	B6	STCTL RS	7		12-11-0-6 12 - 11-0-7	1011 0110
184	B7 B8	LCTL J	8		12-11-0-8	1011 1000
185	B9		9		12-11-0-9	1011 1001
186	BA	cs l			12-11-0-2-8	1011 1010
187	BB	CDS RS	_		12-11-0-3-8	1011 1011
188	BC		٦ .		12-11-0-4-8	1011 1100

1CM Op code (S format)

STCM

189

190 BE

191 BF

BD CLM

B202 - STIDP B207 - STCKC

B203 - STIDC B208 - SPT B204 - SCK B209 - STPT

RS

B205 - STCK B20A - SPKA

B206 - SCKC B20B - IPK B20D - PTLB

B210 - SPX B211 - STPX B212 - STAP

B213 - RRB

千=94

CODE TRANSLATION TABLE (Contd) (12) Card Code Instruction Graphics and Controls 7-Track Tape BCDIC EBCDIC(1) ASCII BCDIC(2) **EBCDIC** Binary (SS) Hex Dec. BA8 2 12-0 1100 0000 192 C0 12-1 1100 0001 ВА 1 Α Α 193 Cl C2 В В В ВА 2 12-2 1100 0010 194 C C ВА 2 1 12-3 1100 0011 195 C3 C D D D BA 4 12-4 1100 0100 C4 196 B A 4 1 12-5 1100 0101 Ε 197 C5 Ε Ε C6 F F BA 42 12-6 1100 0110 198 BA 421 G G G 12-7 1100 0111 199 C7 200 Н Н Н B A 8 12-8 1100 1000 C8 12-9 201 C9 I B A 8 1100 1001 CA 12-0-2-8-9 1100 1010 202 203 CB 12-0-3-8-9 1100 1011 ſ 12-0-4-8-9 1100 1100 204 CC 205 CD 12-0-5-8-9 1100 1101 Y 206 CE 12-0-6-8-9 1100 1110 CF 207 12-0-7-8-9 1100 1111 208 D0 В 8 2 11-0 1101 0000 209 Dl MVN В 1101 0001 . 1 11-1 210 D2 MVC Κ Κ K В 1101 0010 11-2 D3 211 MVZ В 2 1 11-3 1101 0011 212 D4 NC M M M В 4 11-4 1101 0100 CLC 213 D5 N Ν N В 4 1 11-5 1101 0101 214 D6 00 0 0 0 В 42 1101 0110 11-6 XC 215 D7 Р Р Р В 421 11-7 1101 0111 216 D8 Q Q Q В 8 11-8 1101 1000 217 D9 R R R В 8 11-9 1101 1001 1 DA 218 12-11-2-8-9 1101 1010 219 DB 12-11-3-8-9 1101 1011 220 DC TR 12-11-4-8-9 1101 1100 221 DD TRT 12-11-5-8-9 1101 1101 222 DE ΕĐ 12-11-6-8-9 1101 1110 223 DF **EDMK** 12-11-7-8-9 1101 1111 224 E0 A 8 2 0-2-8 1110 0000 ß 225 El 11-0-1-9 1110 0001 226 E2 S 2 0-2 S 1110 0010 Α 227 E3 2 1 0-3 1110 0011 228 E4 Ū U 4 U Α 0-4 1110 0100 229 E5 ٧ ٧ ٧ Α 4 1 0-5 1110 0101 230 E6 W W W 42 Α 0-6 1110 0110 231 £7 χ χ Α 421 0-7 1110 0111 232 E8 Υ A 8 0-8 1110 1000 233 E9 Ζ Z Z 0-9 A 8 1 1110 1001 234 EΑ 11-0-2-8-9 1110 1010 235 ΕB 11-0-3-8-9 1110 1011 236 EC 11-0-4-8-9 Ч 1110 1100 237 ΕD 11-0-5-8-9 1110 1101 238 EE 11-0-6-8-9 1110 1110

ANSI-DEFINED PRINTER CONTROL CHARACTERS

11-0-7-8-9

8 2

1

2

4 1

421

17

42

8

8 1

4

21 3 1110 1111

1111 0000

1111 0001

1111 0010

1111 0011

1111 0100

1111 0101

1111 0110

1111 0111

1111 1000

1111 1001

12-11-0-2-8-9 1111 1010

12-11-0-3-8-9 1111 1011

12-11-0-4-8-9 1111 1100

12-11-0-5-8-9 1111 1101

12-11-0-6-8-9 1111 1110

12-11-0-7-8-9 1111 1111

(A in RECFM field of DCB)

239 EF

240 F0

241 F1

242 F2

243 F3

244 F4

245 F5

246 F6

247 F7

248 F8 ZAP

249 F9 CP

250 FA AP

251 FB SP

252 FC MΡ

253 FD DP

254 FE

255 | FF

1011 1101

1011 1110

1011 1111

12-11-0-5-8

12-11-0-6-8

12-11-0-7-8

SRP

MVO

PACK

UNPK

0 0

1 1

2

3 3

4 4

5 5

6 6

7

8 8

2

7

1

2

4


5

6

7

8

Action before printing record Code blank Space 1 line 0 Space 2 lines Space 3 lines Suppress space Skip to line 1 on new page



CONTROL REGISTERS

CR	Bits	Name of field	Associated with	Init.
0	0	Block-multiplex'g control	Block-multiplex'g	0
	1	SSM suppression control	SSM instruction	0
	2	TOD clock sync control	Multiprocessing	0
	8-9	Page size control	_	0
	10	Unassigned (must be zero)	Dynamic addr, transl,	0
	11-12	Segment size control)	0
	16	Malfunction alert mask		0
	17	Emergency signal mask	 Multiprocessing	0
	18	External call mask	lividitiprocessing	0
	19	TOD clock sync check mask)	0
	20	Clock comparator mask	Clock comparator	0
	21	CPU timer mask	CPU timer	0
	24	Interval timer mask	Interval timer	1
	25	Interrupt key mask	Interrupt key	1
	26	External signal mask	External signal	1
1	0-7	Segment table length	Dynamic addr. transl.	0
	8-25	Segment table address	Dynamic addr. transi.	0
2	0-31	Channel masks	Channels	1
8	16-31	Monitor masks	Monitoring	0
9	0	Successful branching event mask		0
	1	Instruction fetching event mask		0
	2	Storage alteration event mask	Program-event record'g	0
	3	GR alteration event mask	-	0
	16-31	PER general register masks		0
10	8-31	PER starting address	Program-event record'g	0
11	8-31	PER ending address	Program-event record'g	0
14	0	Check-stop control	Machine about handling	1
	1	Synch, MCEL control	Machine-check handling	1
i	2	I/O extended logout control	I/O extended logout	0
	4	Recovery report mask		0
	5	Degradation report mask		0
	6	Ext. damage report mask	Machine-check handling	1
	7	Warning mask	machine-check handling	0
	8	Asynch, MCEL control		0
	9	Asynch, fixed log control		0
15	8-28	MCEL address	Machine-check handling	512

Ch	annel	masks	E	Protect key	n CV	/WP		Interruption code	-0		
0		(517	8 1	1 12	15	16	23 24	3:		
ILC	СС	Progra mask					Instr	uction address			
32	134	36	39	40		47	48	55 56	63		
0-5	Cha	nnel 0 t	o 5	masks			3	2-33 (ILC) Instruction length	code		
6 N	1ask f	or chan	ne	6 and u)		34-35 (CC) Condition code				
7 (E) Ex	ternal n	nas	sk			36 Fixed-point overflow mask				
12 (C=0}	Basic co	nt	rol mode			3	7 Decimal overflow mask			
13 (M) M	achine-d	he	ck mask			38 Exponent underflow mask				
14 (14 (W=1) Wait state							39 Significance mask			
15 (P=1)	Problem	ı st	tate							

PROGRAM STATUS WORD (EC Mode)

OROO OTIE	Protect'n key	CMWP	00	СС	Program mask	0000 0000	0	
0	7 ⁸ 11	12 15	16	18	20 23	24	31	
0000 0000			Instruction address					
32 3	39 40	47	48		55	5 6	63	
1 (R) Program ev	ent recordin	g mask	1!	5 (P=	1) Problem	state		
5 (T=1) Translat	ion mode		18-19 (CC) Condition code					
6 (I) Input/output	ut mask		20 Fixed-point overflow mask					
7 (E) External m	ask		21 Decimal overflow mask					
12 (C=1) Extende	d control m	ode	22 Exponent underflow mask					
13 (M) Machine-cl	heck mask		23 Significance mask					
14 (W=1) Wait sta	te			_				

CHANNEL COMMAND WORD

Command	d code	Data address					
0	7	18	15 16	23 24	31		
Flags	00			Byte count			
32	37 38	140	47 48	55 56	63		
CD-bit 32 ((80) cau	ses use of a	ddress portion of n	ext CCW.			
CC-bit 33 (40) cau	ses use of c	ommand code and	data address of next CC	W.		
				arract langth indication			

Skip—bit 35 (10) suppresses transfer of information to main storage. PCI—bit 36 (08) causes a channel program controlled interruption. IDA—bit 37 (04) causes bits 8-31 of CCW to specify location of first IDAW.

CHANNEL STATUS WORD (hex 40)

Key	0	L	СС			CCI				
0 3 4 5 6 7 8 Unit status			8	15	16	23 24	3			
			Channel status			Byte count				
32 39 40						48	55 56	6		
5 Logou	it p	en	ding			40 (80	Program-controlled int	erruption		
6-7 Def	err	ed	condi	tion code		41 (40	Incorrect length			
32 (80) A	۱tte	enti	ion			42 (20) Program check				
33 (40) S	tat	us	modi	fier		43 (10) Protection check				
34 (20) (on	tro	l unit	end	44 (08) Channel data check					
35 (10) E	3us	У			45 (04) Channel control check					
36 (08) Channel end						46 (02) Interface control check				
37 (04) E)ev	ice	end		47 (01) Chaining check					
38 (02) L	Jni	t ch	neck			48-63 Residual byte count for the				
	0 3 Unit 32 5 Logou 6-7 Def 32 (80) A 33 (40) S 34 (20) C 35 (10) E 36 (08) C 37 (04) E	0 3 4 Unit sta 32 5 Logout p 6-7 Deferr 32 (80) Atta 33 (40) Stat 34 (20) Con 35 (10) Bus 36 (08) Cha 37 (04) Dev	Unit status 32 5 Logout pen- 6-7 Deferred 32 (80) Attent 33 (40) Status 34 (20) Contro 35 (10) Busy 36 (08) Channe 37 (04) Device	Unit status 32 39 5 Logout pending 6-7 Deferred condi 32 (80) Attention 33 (40) Status modi 34 (20) Control unit 35 (10) Busy	Unit status Channel stat 32 39 40 5 Logout pending 6-7 Deferred condition code 32 (80) Attention 33 (40) Status modifier 34 (20) Control unit end 35 (10) Busy 36 (08) Channel end 37 (04) Device end	Unit status Channel status 32 39 40 47 5 Logout pending 6-7 Deferred condition code 32 (80) Attention 33 (40) Status modifier 34 (20) Control unit end 35 (10) Busy 36 (08) Channel end 37 (04) Device end	Unit status Channel status 32 39 40 47 48 5 Logout pending 40 (80 6-7 Deferred condition code 41 (40 32 (80) Attention 42 (20 33 (40) Status modifier 43 (10 34 (20) Control unit end 44 (08 35 (10) Busy 45 (04 36 (08) Channel end 46 (02 37 (04) Device end 47 (01	Unit status		

last CCW used

PROGRAM INTERRUPTION CODES

39 (01) Unit exception

0001	Operation exception	000C	Exponent overflow excp
0002	Privileged operation excp	000D	Exponent underflow excp
0003	Execute exception	000E	Significance exception
0004	Protection exception	000F	Floating-point divide excp
0005	Addressing exception	0010	Segment translation excp
0006	Specification exception	0011	Page translation exception
0007	Data exception	0012	Translation specification excp
8000	Fixed-point overflow excp	0013	Special operation exception
0009	Fixed-point divide excp	0040	Monitor event
000A	Decimal overflow exception	0080	Program event (code may be
000B	Decimal divide exception		combined with another code)

FIXED STORAGE LOCATIONS

addrlo

0

dec.

0-

	(1

EC	
nly	Function
	Initial program loading PSW, restart new PSW Initial program loading CCW1, restart old PSW

8- 15 8 Initial program loading CCW2 16- 23 10

External old PSW 24- 31 18 Supervisor Call old PSW 32- 39 20

Program old PSW 40- 47 28

Machine-check old PSW 30 48- 55 56- 63 38 Input/output old PSW

64 71 40 Channel status word (see diagram)

72- 75 48 Channel address word [0-3 key, 4-7 zeros, 8-31 CCW address]

80-83 50 Interval timer 88-95 58 External new PSW

Supervisor Call new PSW 96-103 60 Program new PSW 104-111 68

112-119 70 Machine-check new PSW Input/output new PSW 120-127 78

CPU address assoc'd with external interruption, or unchanged 132-133 84

X CPU address assoc'd with external interruption, or zeros 132-133 84 External interruption code 134-135 86 Х

|SVC interruption [0-12 zeros, 13-14 ILC, 15:0, 16-31 code] 136-139 88 Program interrupt. [0-12 zeros, 13-14 ILC, 15:0, 16-31 code] 140-143 80

Translation exception address [0-7 zeros, 8-31 address] 144-147 90

Monitor class [0-7 zeros, 8-15 class number] 148-149 94

150-151 96 X PER interruption code [0-3 code, 4-15 zeros] PER address [0-7 zeros, 8-31 address] 152-155 98

Monitor code [0-7 zeros, 8-31 monitor code] 156-159 9C

Channel ID [0-3 type, 4-15 model, 16-31 max. IOEL length] **A8** 168-171

172-175 AC I/O extended logout address [0-7 unused, 8-31 address]

176-179 B0 Limited channel logout (see diagram)

X I/O address [0-7 zeros, 8-23 address] 185-187 B9

216-223 D8 CPU timer save area

Clock comparator save area 224-231 E0

Machine-check interruption code (see diagram) E8

248-251 Failing processor storage address [0-7 zeros, 8-31 address] F8

252-255 FC Region code*

232-239

Fixed logout area* 256-351 100

Floating-point register save area 352-383 160 180 General register save area

384-447

1C0 Control register save area 448-511

512† 200 CPU extended logout area (size varies)

*May vary among models; see system library manuals for specific model. [†]Location may be changed by programming (bits 8-28 of CR 15 specify address).

LIMITED CHANNEL LOGOUT (hex B0)

1	이	SCU id	Detect	Source	000	Field validi	ty flags	TT	00	Α	Sec	- ۲۰
٠	0	1 3	4 7	8 1:	13 15	16	23	24	26	28	29	31
	4	CPU		12 (ontrol u	nit	24-25	Туре	of te	erm	inati	on
	5	Chann	el	16 I	nterface	address	00	Inter	face :	dis	conn	ect
6 Main storage control				trol 17-1	17-18 Reserved (00)			01 Stop, stack or norma				ma
	7 Main storage				19 Sequence code			Selec	tive 1	ese	t	
	8	CPU		20 l	Jnit statı	ıs	11	Syste	em re	set		
	9	Channe	el	21 (md. add	r. and key	28(A)	1/0 €	error	alei	't	
•	10	Main s	torage con	trol 22 C	hannel a	address	29-31	Sequ	ence	coc	de	
•	11	Main s	torage	23 [evice ad	ldress						

CHARLE CHECK INTERPLICATION CORE / FO

MACHINE-CHECK	NIEK	KUP	110	N COL	۱E	(hex E8)		
MC conditions	000	00	Time	Stg. error	0	Validity indicators	7.	
0 8	9	13	14	16 18	19	20	31	
0000 0000	0000	00	Val.			MCEL length		
32 39140		45	46	48		55 ¹ 56	63	
0 System damage	14 B	acked	d-up			24 Failing stg. address		
1 Instr. proc'g damage	15 D	elaye	d			25 Region code		
2 System recovery	16 Uncorrected					27 Floating-pt registers		
3 Timer damage	17 Corrected					28 General registers		
4 Timing facil, damage	18 K	ey ur	ncorre	ected		29 Control registers		
5 External damage	20 P	SW b	its 12	-15		30 CPU ext'd logout		
6 Not assigned (0) 21 P			21 PSW masks and key			31 Storage logical		
7 Degradation 22 Pr			nask a	and CC		46 CPU timer		
8 Warning		•		address		47 Clock comparator		

DYNAMIC ADDRESS TRANSLATION

VIRTUAL (LOGICAL) ADDRESS FORMAT

egment Size	Page Size	Г D:4- Л	Segment Index	Page Index 16 - 19	Byte Index 20 - 31
64K 64K	4K 2K	Bits 0 - 7	8 - 15 8 - 15	16 - 19	21 - 31
1M	4K	are	8 - 11	12 - 19	20 - 31
1M	2K	ignored	8 - 11	12 - 20	21 - 31

SEGMENT TABLE ENTRY

PT	length	0000*	Page table address	00*	I.
0	3	4 7	8 28 2	29 1	31

*Normally zeros; ignored on some models.

31 (I) Segment-invalid bit.

PAGE TARLE ENTRY (4K)

PAGE TABLE ENTRY	(4K)	PAGE TABLE ENTRY (2K)		_
Page address	1 00	Page address	10	1
0	11 12 13 15	0	12 13 14 1:	5

12 (1) Page-invalid bit.

13 (I) Page-invalid bit.

HEXADECIMAL AND DECIMAL CONVERSION

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

> Note: Decimal, hexadecimal, (and binary) equivalents of all numbers from 0 to 255 are listed on panels 9 - 12.

	HEXADECIMAL COLUMNS											
6 5			4		3		2		1			
HEX	=	DEC	HE)	(= DEC	HEX	= DEC	HEX = DEC		HEX = DEC		HEX = DEC	
0		0	0	0	0	0	0	0	0	0	0	0
1	1,0	048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,0	097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,	145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,	194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,3	242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,3	291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,3	340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,3	388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,4	437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
Α	10,4	485,760	Α	655,360	A	40,960	Α	2,560	Α	160	Α	10
В	11,	534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
C	12,	582,912	С	786,432	С	49,152	С	3,072	С	192	С	12
D	13,0	631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,	680,064	Ε	917,504	E	57,344	E	3,584	E	224	E	14
LF.	15,	728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
0123 4567				0123 4567			0123 4567					
BYTE				BYTE				BYTE				

POWERS OF 2

POWERS OF 16

2 ⁿ	n	20 = 160	16 ⁿ	n
256 512 1 024 2 048 - 4 096 8 192 16 384 32 768 65 536 131 072 262 144 524 288 1 048 576 2 097 152 4 194 304 8 388 608 16 777 216	8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	24 = 161 28 = 162 212 = 163 216 = 164 220 = 165 224 = 166 228 = 167 232 = 168 236 = 169 240 = 1610 244 = 1611 248 = 1612 252 = 1613 256 = 1614 260 = 1615	1 16 256 4 096 65 536 1 048 576 16 777 216 268 435 456 4 294 967 296 68 719 476 736 1 099 511 627 776 17 592 186 044 416 281 474 976 710 656 4 503 599 627 370 496 72 057 594 037 927 936 1 152 921 504 606 846 976	0 · 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15