CS6135 VLSI Physical Design Automation Homework 4: Global Placement

(1) name:陳博琳

student ID:112030504

(2)

testcase	wirelength	runtime	status
public1	71360471	86.39	success
public2	22511175	208.49	success
public3	500884132	376.16	success

objective function: Min \(\geq \cop \) \(\text{VL}_{\text{CX},\text{Y}} \) + \(\beta \overline{\text{L}}_{\text{CX},\text{Y}} \) - \(\beta \overline{\text{L}}_{\text{CX},\text{Y}} \) - \(\beta \overline{\text{L}}_{\text{CX},\text{Y}} \) + \(\beta \overline{\text{L}}_{\text{CX},\t

(4) I found that there are total five parameters will affect the data

GlobalPlacer.cpp

numRounds

Increasing the number of iterations tends to reduce the wirelength, but it comes at the cost of consuming more time. The diminishing returns in the reduction of wirelength become more apparent as the number of iterations continues to rise. no.setStepSizeBound()

Here we need to set the upper bound for the step size. Although I cannot see how the step size operates later, after testing, I found that a step size is not ideal that whether it is too large or too small. I believe that the step size should generally be smaller than the target. Therefore, I have adjusted this part to be 0.9 times the size of the placement.

Example function.cpp

R

A larger value of 'r' indicates a more concentrated distribution of modules. In other Log-Sum-Exp, a larger 'r' means a more confident selection of a category. Conversely, a smaller 'r' allows the model to achieve a more uniform distribution. binNumPerEdge

If 'binNumPerEdge' is too large, it may result in bins being subdivided into excessively small parts, ineffectively to reduce wirelength within each bin significantly. If the number of bins after subdivision is too small, the final result may not be legalization.

(5)

Rank	public1	Public2	Public3
4	73804994	11105419	413161709
5	80176617	10921603	539864787
My result	71360471	22511175	500884132

My public1 is better than rank 4 and public3 is better than rank 5. When adjusting parameters, I observed that reducing both 'r' and 'binNumPerEdge' tends to result in lower wirelength, given that the configuration remains legal. Increasing the number of iterations also helps bring the placement closer to optimization. For 'StepSizeBound,' a range between 0.9 and 1.1 of the width seems to yield optimal results. Values that are too large or too small can lead to suboptimal outcomes.