Lindsay Maggioncalda Sorin ECE 250

HW #5 -

Spring 2019

Caches and Memory due 4/12 @ 5pm

1) Write-through caches are usually also write-no-allocate because there isn't an advantage to bringing the data at the missed - write location because the write through policy will write to memory on subsequent writes anyway. Since writethrough writes to main memory on write hits and write misses, there is no benefit to bring the block of data into the cacle on write misses because it'll have to go back there anyway later.

$$t_{avgLI} = t_{avgLI} + (\% miss_{LI} \cdot t_{missLI})$$

$$t_{missLI} = t_{avgL2} = t_{avgL2} = t_{avg} = 3 + (.10 \cdot 20)$$

$$t_{avgL2} = t_{hifL2} = 20nS$$

$$t_{avg} = 5 nS$$

LI cache access latency =
$$t_{hitLl} = 3ns$$
 — % $hitLl = .90$ — % $missLl = .10$
L2 cache access latency = $t_{hitLl} = 20ns$ — % $hitLl = 1$ — % $missL2 = 0$

3) 64-bit machine, 4GB physical memory, page = 64KB

$$\Rightarrow 2^{2} \cdot 2^{30} \text{ bytes}$$

$$= 2^{32} \text{ bytes}$$

- (a) How many virtual pages per process?

 on a 64-bit machine, each process has 264 bytes of virtual memory.

 264 bytes x 1 virtual page = 248 virtual pages
- (b) How many physical pages? 4GB physical space

 = 232 bytes

 216 bytes

 = 216 bytes

 216 bytes

(c) In a translation from a virtual address to a physical address, how many bits of VPN are you mapping to how many bits of PPN?

number of virtual pages = 248

number of VPN bits = 64-16 = 48 bits

number of physical pages = 216 pages

number of PPN bits = 16 bits

d) How big does a PTE need to be to hold a Single PPN?

PPN = 16 bits = 2 bytes

(e) How many PTEs (size above) fit on a page?

size of page = 216 bytes = 215 PTES

Size of PTE 2' bytes

(f) How many pointers fit on a page?

Pointer on a 64-bit machine = 8 bytes

size of page = $\frac{2^{16} \text{ bytes}}{2^3 \text{ bytes}}$ = $\frac{2^{13} \text{ pointers}}{2^3 \text{ bytes}}$

(9) How big would a flat page table be?

number of pages · entry size =

248. 2' bytes = 249 bytes

What are the virtual page offset bits for Virtual address 25012? What are the physical page offset bits for virtual address 25012 after it has been translated?

Page offset = / Virtual page offset bits

log2 (page siza) = / = 0110000110110100

log2 (216) = 16 bits

physical page offset bits = 0110000110110100

(i) Does a TLB miss always lead to a page fault?

Not always. If the TLB misses but the PTE can be found in the page table, then there is no page fault.