# Flash Innovation 2003 Design Contest

## **CIRCUIT CELLAR**\*




# VGA SIGNAL PROBE BY LINDSAY MEEK


#### 1. ABSTRACT

This project utilises a 68HC908QT4 to digitise an analog signal, and generate a corresponding VGA video signal representing the time sequence of the samples. This allows a simple audio-bandwidth CRO to be implemented using two 8-pin ICs. The device includes two buttons for toggling the acquisition mode between free running, and digital storage. In free running mode, the acquisition is synchronised to the horizontal display frequency. In digital storage mode, the buttons also act to adjust the time base, triggering voltage level and edge polarity.


#### 2. BLOCK DIAGRAM



## 3. SCHEMATIC



## 4. PCB LAYOUT



#### 5. VGA SIGNAL GENERATION

#### **Theory Of Operation**

The basic VGA signal consists of a set of horizontal scan lines, each 31.77  $\mu s$  long, which commence with a 3.77  $\mu s$  TTL pulse known as the horizontal sync.

The horizontal scan line timing is generated by the QT4's timer module, with the timer modulo value set to reset the timer at the end of each scan line, which works out to be exactly 101 timer counts with a  $3.2~\mathrm{MHz}$  internal clock.

The horizontal sync pulse is generated using timer channel 1 in unbuffered output compare mode, with the channel controlling the horizontal sync pin directly. The compare value is set to the length of the horizontal sync, and deasserts sync by driving the pin high. The toggle-on-overflow feature is also used to assert sync when the timer resets, hence no CPU intervention is required to generate this signal. The output compare status bit is polled by the CPU, to detect the start of a new scan line, and synchronise the ADC sampling.

This sync pulse is followed by a small timing gap known as the 'front porch', after which the colour video image is sent in its red, green and blue components. These components are encoded as analog signals, each with a peak amplitude of 0.7V, driving into a 75 ohm load.

For simplicity, the circuit encodes the same luminance level on red, green and blue, generating a white pixel. The TTL output from the processor drives into a 1k resistor on each component, resulting in an effective analog voltage of  $5V*75\Omega/(1075\Omega)$  = 0.35V, or 50% of the maximum amplitude.

The luminance signal generation is achieved using timer channel 0, also in unbuffered output compare mode, with the channel controlling the luminance pin directly. The compare value is set to the position of the horizontal pixel, and asserts the luminance signal by driving the pin high. The toggle-on-overflow feature is used to deassert the luminance signal at the end of the scan line. This effectively renders an image of horizontal bars, extending from a pre-programmed horizontal position extending to the right of the screen.

In free running sample mode, the luminance output compare register is reloaded at the start of each scan line with a sample from the ADC. The sample is scaled such that the 8-bit value is converted to a 6-bit value, and offset to active video region. This mode uses a 640 x 480 VGA image to maximise the number of visible lines.

In digital storage mode, the luminance output compare register is reloaded every third line, as there is a limited amount of sample storage RAM. The remaining two lines are used to operate the triggering and subsampling algorithms. The same 8-bit to 6-bit scaling algorithm is applied to the samples from the ADC. This mode uses a 640 x 400 VGA image, with 350 lines used to display storage memory.

At the end of the visible image, the QT4 stops luminance and horizontal sync generation, and waits for a blanking period called

the 'front porch'. This is followed by a 62  $\mu s$  TTL pulse called the vertical sync. The polarity of the vertical sync is reversed depending on whether the QT4 is generating a 640 x 480 or 640 x 400 image.

The vertical sync is followed by another blanking period called the 'back porch', after which a new image commences. The QT4 takes advantage of this blanking period to poll the up and down buttons and adjust the triggering level, timebase, or operation mode.

Pressing the up and down buttons simultaneously toggles between free running and digital storage mode. Whilst in digital storage mode, pressing both buttons will toggle between adjusting the time base and the trigger voltage.

When adjusting the trigger voltage, pressing up once will set the trigger polarity to rising edge triggered, and pressing down once will set the trigger polarity to falling edge triggered.

#### **Detailed Horizonal Timing**


Source <a href="http://www.epanorama.net/documents/pc/vga\_timing.html">http://www.epanorama.net/documents/pc/vga\_timing.html</a>

640 400	640 480	
31.77 3.77 1.89 25.17 0.94	31.77 3.77 1.89 25.17 0.94	Scanline time Sync pulse length Back porch Active video time Front porch
0	  -E-  	VIDEO (next line)
	31.77 3.77 1.89 25.17 0.94	31.77 31.77 3.77 3.77 1.89 1.89 25.17 25.17 0.94 0.94

#### **Detailed Vertical Timing**

Horizonal Dots Vertical Scan Lines Vert. Sync Polarity Vertical Frequency	640 400 POS 70Hz	640 480 NEG 60Hz	
O (ms) P (ms) Q (ms) R (ms) S (ms)	14.27 0.06 1.08 12.72 0.41	16.68 0.06 1.02 15.25 0.35	Total frame time Sync length Back porch Active video time Front porch
VIDEO		-  -  -S-  	VIDEO (next frame)

## 6. PROJECT PICTURE



### 7. SUMMARY SPECIFICATIONS

INPUT SECTION			
SUPPLY VOLTAGE	7-12 VDC		
SUPPLY CURRENT	15 mA		
PROBE VOLTAGE	DIFFERENTIAL ± 5.0V		
PROBE IMPEDANCE	100 ΚΩ		
PROBE 3dB FREQUENCY	3.3 KHz		
OUTPUT SECTION			
LUMINANCE	0.35 V		
HORIZONTAL SYNC	TTL ACTIVE LOW		
VERTICAL SYNC	TTL ACTIVE HIGH & LOW		
VGA TIMING	640 x 480 (FREE RUN) 640 x 400 (STORAGE MODE)		

#### 8. SOURCE LISTING

```
;Motorola/Circuit Cellar
;Flash Innovation Contest 2003
;Contest Entry F124
; VGA Signal Probe
                 org $FFC0
trim val: DC.B 105 ;FLASH trim default value
;RAM variable definitions
                       equ
equ
BUFSIZ:
                                           350/3 ;size of sample storage buffer
                                           8 ;size of stack
STACKSIZ:
                     ds.b 1 ; luminance timer latch
ds.b 1 ; general flag bits
ds.b 1 ; subsampling fractional accumulator
ds.b 1 ; sample buffer index
ds.b BUFSIZ-2 ; sample buffer .. 116 entries
ds.b 1 ; trigger sample level
ds.b 1 ; subsampling
                        SECTION SHORT
MY RAM
LUM TIMER:
FLAGS:
TMR ACC:
SAMPLE IDX:
STORAGE:
TRIGGER:
TMR STEP:
                                                   ; subsampling fractional step (timebase)
MY ROM
                         SECTION
;QT4 relevant hardware definitions
_PTA:
                eau
_DDRA:
                equ
 PTAPUE:
                equ
                                  0bh
_KBSCR:
                equ
                                 1ah
_KBIER:
                equ
                                  1bh
                                  2.0h
 TSC:
                equ
TCNTH:
TCNTL:
TMODH:
                equ
                                  21h
               equ
equ
                                  22h
                                  23h
_TMODL:
                                  24h
               equ
 TSC0:
                equ
                                  25h
TCHOH:
                equ
                                  26h
TCHOL:
                equ
equ
                                  27h
                                  28h
                                 29h
_TCH1H:
                equ
 TCH1L:
                 equ
                                  2ah
_OSCTRIM:
                                  38h
                equ
_ADSCR:
                                  3ch
3eh
                equ
_ADR:
                equ
_ADICLK:
                                  3fh
COPCTL:
                                  Offffh
                 equ
; Port A pin allocations
                                                  ;Luminance output (0=black 1=grey);Horizontal sync output (0=active)
LUM PIN:
                 equ
                              1
HSYNC PIN:
                equ
                                                   ;Up pin (0=pressed)
                                 2
3
4
UP PIN:
                 equ
                                                   ;Down pin (0=pressed)
DOWN PIN:
                 equ
VSYNC PIN:
                 equ
                                                   ; Vertical sync output (0=active)
```

```
;Flag bits
                             0 ;set when rising edge triggering
RISING:
               equ
ADJTRIG:
                              1 ;set when trigger is being adjusted, else timebase
               equ
FREERUN:
                              2 ;set when free run active
               equ
;VGA Horizontal timing constants
HORIZ WIDTH:
                                                            ;31.5625 us @ 3.2 MHz
                              101
                      equ
SYNC_WIDTH:
                      equ
                              12
                                                            ;3.75 us
                                                                           @ 3.2 MHz
BACKPORCH WIDTH:
                      equ
                              6
                                                            ;1.875 us
                                                                           @ 3.2 MHz
FRONTPORCH WIDTH:
                                                            ;0.9375 us
                                                                          @ 3.2 MHz
                      eau
                              3
ACTIVE START: equ
                      SYNC WIDTH+BACKPORCH WIDTH
                                                            ;18 image left margin
ACTIVE_END:
                      HORIZ_WIDTH-FRONTPORCH_WIDTH
                                                            ;98 image right margin
               equ
ACTIVE_WIDTH: equ
                      ACTIVE_END-ACTIVE_START
                                                            ;80 width of image
RENDER START: equ
                      ACTIVE START+ (ACTIVE WIDTH-64) /2
                                                            ;19 rendering start
               xdef
                              _Reset
Reset:
                              trim_val
OSCTRIM
               lda
                                             ; load the TRIM value
               sta
               sei
               ldhx
                              #LUM TIMER
                                             ;initialise stack pointer to end of RAM
               txs
                              InitIO
                                             ;crank up the I/O ports
               isr
               jsr
                              InitADC
                                             ;crank up the ADC
               jsr
                              InitTimers
                                             ; crank up the VGA horizontal timers
               cli
                              DoFreerun
                                             ;start free running sampler by default
               bra
;Initialise ADC subsystem
InitADC:
                              #64
               lda
                                             ;ADC clock= bus clock/4=0.8 MHz @ 3.2 MHz
                               ADICLK
               sta
               lda
                              #32+1+2
                                             ;turn on ADC, continuous conversion on
                                             ;PTA5, no IRQ
               sta
                              ADSCR
               rts
;Initialise I/O subsystem
InitIO:
                              #(1<<LUM PIN) | (1<<HSYNC PIN) | (1<<VSYNC PIN)
               ;LUM, HSYNC, VSYNC = output, ADC, DOWN, UP = input
               sta
                              DDRA
               lda
                              #2+16+4+8
                                              ;deassert HSYNC and VSYNC, LUM=0V
               sta
                               PTA
                              #(1<<UP PIN) | (1<<DOWN PIN)
               lda
                              _PTAPUE
                                             ; enable pullups for input switches
               sta
                              1,_KBSCR
                                              ; mask keyboard interrupts
               bset
                              UP_PIN,_KBIER
               bset
                              DOWN_PIN,_KBIER ; enable up and down keys
               bset
                              0,_KBSCR
                                             ; keyboard is edge and level triggered
               bset
               bset
                              2,_KBSCR
                                              ;ack any pending keyboard interrupts
               rts
;Initialise VGA timers and system mode
InitTimers:
               lda
                              #16+32
                              _TSC
                                             ;stop timer & reset it
               sta
               clr
                               TMODH
                              #HORIZ WIDTH
               lda
               sta
                              TMODL
                                             ;timer overflows every horizontal line
```

```
#16+8
               lda
                                              ;unbuffered operation, no IRQ
                                               ;output compare, LUM clear on match
                                TSC0
               sta
                               #16+8+4+2
                                               ;unbuffered operation, no IRQ
               lda
                                               ; output compare, HSYNC set on match,
                                               ;toggle on overflow
                               TSC1
               sta
               clr
                                TCH1H
               lda
                               #SYNC WIDTH
                               -TCH1L
TCH0H
                                              ; HSYNC width
               sta
               clr
               lda
                               #ACTIVE START+(ACTIVE WIDTH)/2
                                              ;LUM trigger initially at mid point
               sta
                                TCHOL
                               _
LUM_TIMER
               sta
               bclr
                               7,_TSC0
                                              ;clear LUM output compare flag
               bclr
                               7,_TSC1
                                               ; clear HSYNC output compare flag
                               FLAGS
               clr
                                              ;falling edge by default
               bclr
                               RISING, FLAGS
                               FREERUN, FLAGS ; free running by default
               bset
                               LUM_PIN,_PTA ;LUM off (low)
HSYNC_PIN,_PTA ;HSYNC inactive high
               bclr
               bset
                               VSYNC PIN, PTA ; VSYNC inactive high
               bset
               1 da
                               #128+64
                                               ;set trigger level to 50% full scale
               sta
                               TRIGGER
               lda
                               #BUFSIZ-3
                               SAMPLE IDX
                                               ;start sampling
               sta
               clr
                               TMR ACC
                                              ;reset sample timer accumulator
               lda
                               #255
                               TMR STEP
                                               ; maximum sample rate
               sta
                               #64
               lda
                               _TSC
                                               ;timebase = bus clock, start,
               sta
                                               ;overflow IRQ
               rts
;Timer overflow IRQ. This occurs at the start of every horizontal line
               xdef TIMER IRQ
_TIMER_IRQ:
                                              ;9 latency
               lda
                               LUM TIMER
                                              ;3
                               TCHOL
7,_TSC
                                              ;3 load luminance timer with new value
               sta
               bclr
                                              ;4 ack overflow IRQ
               rti
; Process keypresses macro
; In trigger adjust mode:
;UP
               increase trigger level, set trigger direction to rising level
; DOWN
               decrease trigger level, set trigger direction to falling level
; In timebase adjust mode:
;UP
               increase sampling frequency
; DOWN
               decrease sampling frequency
;UP+DOWN
               toggles between trigger adjust, timebase adjust and freerun
;Total execution time < 47 cycles
Keypress:
              MACRO
```

```
3, KBSCR,\@KeypressDone
               brclr
                                                        ;5 check for a keypress
flag
                              2,_KBSCR
               bset
                                                            ;4 ack keyboard interrupt
                               PTA
               1 da
                                                             ;3 fetch port state
                              #(1<<UP PIN) | (1<<DOWN_PIN)
               and
                                                            ;2 mask pins
               beq
                              \@Toggle
                                                             ;3 both held = toggle mode
                              #(1<<DOWN PIN)
                                                            ;2 down pin active?
               and
               beq
                              \@GoUp
                                                            ;3 no...must be up
                              \@GoDown
                                                             ;3 yes..must be down
               bra
\@Toggle:
               brclr
                              FREERUN, FLAGS, \@NotFreerun
                                                            ;5
               bclr
                              FREERUN, FLAGS
                                                             ; 4
               bset
                              ADJTRIG, FLAGS
                                                             ;4 free run -> adj trigger
               bra
                              \@KeypressDone
                                                             ;3
\@NotFreerun:
               brclr
                              ADJTRIG, FLAGS, \@GoFreerun
                                                             ;5
                                                             ;4 adj trig ->
               bclr
                              ADJTRIG, FLAGS
                                                             ; adj timebase
                              \@KeypressDone
               bra
\@GoFreerun:
                              FREERUN, FLAGS
                                                             ;4 adj timebase ->
               bset
                                                             ; free run
               bra
                              \@KeypressDone
\@GoDown:
                              FREERUN, FLAGS, \@KeypressDone ;5 only adjust if DSO mode
               brset
               brset
                              ADJTRIG, FLAGS, \@DecTrig
                                                             ;5
               tst
                              TMR STEP
                                                             ;3
               beq
                              \@KeypressDone
                                                             ;3
               dec
                              TMR STEP
                                                             ; 4
                              \@KeypressDone
                                                             ;3
               bra
\@DecTrig:
               bclr
                              RISING, FLAGS
                                                             ;4 falling edge triggered
               tst
                              TRIGGER
                                                             ;3
                                                             ;3
               beq
                              \@KeypressDone
               dec
                              TRIGGER
                                                             ; 4
               bra
                              \@KeypressDone
                                                             ;3
\@GoUp:
                             FREERUN, FLAGS, \@KeypressDone ;5 only adjust if DSO mode
               brset
               brset
                              ADJTRIG, FLAGS, \@IncTrig
                                                             ;5
               inc
                              TMR STEP
                                                             ; 4
                              \@KeypressDone
                                                             ;3
               bne
               dec
                              TMR STEP
                                                             ; 4
               bra
                              \@KeypressDone
                                                             ;3
\@IncTrig:
                              RISING, FLAGS
               bset
                                                             ;4 rising edge triggered
               inc
                              TRIGGER
                                                             ; 4
               bne
                              \@KeypressDone
                                                             ;3
               dec
                              TRIGGER
                                                             ; 4
                              \@KeypressDone
               bra
                                                             ;3
\@KeypressDone:
               ENDM
;Wait for start of horizontal line, and clear flag
HWAIT: MACRO
\@WtHsync:
                              7,_TSC1,\@WtHsync
                                                            ;5 wait for HSYNC compare
               brclr
               bclr
                              7, TSC1
                                                             ;4 ack it
               ENDM
;Untriggered unstored 31kHz sample + display
```

```
;Uses 480 line VGA mode
DoFreerun:
                                COPCTL
                                                       ;watchdog reset
                               VSYNC_PIN,_PTA
                                                       ;deassert VSYNC
               bset
                               #16+8+4+2
               lda
                                                       ;unbuffered operation, no IRQ
                                                       ;output compare, LUM set on match
                                                       ;clear on overflow
                               TSC0
               sta
               ;generate 480 VGA lines
               ldx
                               #480/3
                                                       ;2
LineLoop1:
                               _ADR
               lda
                                                       ;3 read most recent ADC result
               lsra
                                                       ;1
                                                       ;1 convert to 6-bit
               lsra
                               #RENDER START
                                                       ;2 offset
               add
               sta
                               LUM TIMER
                                                       ;3 load into LUM timer
               HWAIT
                               _ADR
               1 da
                                                       ;3 read most recent ADC result
               lsra
                                                       ;1
               lsra
                                                       ;1 convert to 6-bit
               add
                               #RENDER START
                                                       ;2 offset
                                                       ;3 load into LUM timer
               sta
                               LUM_TIMER
               HWATT
               lda
                               ADR
                                                       ;3 read most recent ADC result
               lsra
                                                       ;1 convert to 6-bit
               lsra
               add
                               #RENDER START
                                                       ;2 offset
               sta
                               LUM TIMER
                                                       ;3 load into LUM timer
               HWAIT
               dbnzx
                               LineLoop1
                                                       ;3 next line if applicable
               ;deactivate the luminance generator
               lda
                               #16+8
                                                       ;unbuffered operation, no IRQ
                                                       ;output compare, LUM clear
                               _TSC0
_TSC
                sta
               clr
                                                       ;stop overflow interrupt
               ldx
                               #11
                                                       ; front porch = 0.35 \text{ ms} = 11 \text{ lines}
WtFrontPorcha:
               HWAIT
                               WtFrontPorcha
               dbnzx
               bclr
                               VSYNC_PIN,_PTA
                                                       ;assert VSYNC
               ldx
                               #2
WtVSYNCa:
               HWAIT
                               WtVSYNCa
                                                       ; vsync = 0.06 ms = 2 lines
               dbnzx
               bset
                               VSYNC_PIN,_PTA
                                                       ;deassert VSYNC
               Keypress
                                                       ;scan keypad
                               #32
                                                       ; back porch = 1.02 \text{ ms} = 32 \text{ lines}
               ldx
WtBackPorchA:
               HWAIT
                               WtBackPorchA
               dbnzx
               bclr
                               7,_TSC
                                                       ;ack overflow IRQ
                               #64
               1 da
                                                       ; enable overflow interrupt
               sta
                               _TSC
                               FREERUN, FLAGS, DoDSO
                                                       ;entering DSO mode?
               brclr
                                                       ;no, next screen
               jmp
                               DoFreerun
;Sample buffer display. One sample per three horizontal lines
```

```
;Uses 400 line VGA mode
DoDSO:
                               COPCTL
               sta
                                                     ;clear watchdog
               bclr
                              VSYNC PIN, PTA
                                                     ;deassert VSYNC
               ldx
                              #50
                                                     ;gap of 50 lines
LineLoop3a:
               HWAIT
                                                     ;next line
                              LineLoop3a
               dbnzx
               lda
                              #16+8+4+2
                                                     ;unbuffered operation, no IRQ
                                                     ;output compare, LUM set on match
                                                     ;clear on overflow
                              TSC0
               sta
               ; generate 350 lines in digital storage mode
               ldx
                              #BUFSIZ-1
               ;First line of three
LineLoop2:
               1 da
                              STORAGE.x
                                                     ;3 read sample from buffer
               lsra
                                                     ;1
               lsra
                                                     ;1 convert to 6-bit
               add
                              #RENDER START
                                                     ;2 offset
                              LUM TIMER
                                                     ;3 load into LUM timer
               sta
               HWAIT
               ;worst case execution below = 33 clocks
               lda
                              TMR ACC
               add
                              TMR STEP
                                                     ;3
               sta
                              TMR ACC
                                                     ;3 time to take a sample?
                                                     ; (rate = TMR STEP/256 *
                                                     ;scan rate/3)?
                              DoneSampling
               bcc
                                                             ;3 no, skip
               lda
                              SAMPLE IDX
                                                     ;3 fetch current sample index
                                                     ;3 at start of buffer..
                              DoneSampling
               bea
                                                     ; then we are not sampling
               pshx
                                                     ;2 save current display index
                                                     ;1 index = sample pointer
               tax
                                                     ;3 fetch ADC result
                               ADR
               lda
               sta
                              STORAGE, x
                                                     ;3 store new sample in buffer
                              SAMPLE IDX
                                                     ;3 advance sample pointer
               dec
               pulx
                                                     ;2 restore current display index
DoneSampling:
               ;Second line of three
               HWAIT
               ;worst case execution below = 35 iclocks
                                                     ;3 at the start of the buffer?
               1 da
                              SAMPLE IDX
               bne
                              DoneTrigger
                                                     ;3 no, not looking for trigger
                               ADR
                                                     ;3
               1 da
                              TRIGGER
               sub
                                                     ;3
               beq
                              DoneTrigger
                                                     ;3
               brset
                              RISING, FLAGS, ChkRising; 5 rising or falling edge?
ChkFalling:
                                                     ;3
               bcs
                              DoneTrigger
               bra
                              GotTrigger
                                                     ;3
ChkRising:
                              DoneTrigger
               bcc
                                                     ;3
               ;fall thru
```

GotTrigger:

	lda sta	#BUFSIZ-3 SAMPLE_IDX	;2 ;3 start sampling		
DoneTrigger:					
	;Third line of three				
	HWAIT dbnzx	LineLoop2	;3 next lines set, if applicable		
	;deactivate the luminance generation				
	lda	#16+8	;unbuffered operation, no IRQ ;output compare, LUM clear		
	sta clr	_TSC0 _TSC	;disable overflow interrupt		
			-		
	ldx	#50	;remaining lines		
LineLoop3:					
	HWAIT				
	dbnzx	LineLoop3	;next lines		
WtFrontPorch:	ldx	#13	<pre>;front porch = 0.41ms = 13 lines</pre>		
	HWAIT dbnzx	WtFrontPorch			
WtVSYNC:	bset ldx	VSYNC_PIN,_PTA #2	<pre>;assert VSYNC ;vsync = 0.06ms = 2 lines</pre>		
	dbnzx bclr	WtVSYNC VSYNC_PIN,_PTA	;deassert VSYNC		
	Keypress		;scan keypad		
WtBackPorch:	ldx	#34	;back porch = 1.08ms = 34 lines		
	HWAIT dbnzx	WtBackPorch			
	bclr	7,_TSC	;ack overflow IRQ		
	lda sta	#64 _TSC	;enable overflow interrupt		
GoFreerun:	brset jmp	FREERUN, FLAGS, GoFreeru DoDSO	in ;exiting to freerun mode?;loop to next DSO screen		
	jmp	DoFreerun	;no, flip to freerun		
	END				