Motorola 68000 Instruction Set.

				Condition Codes
Instruct	ion Description	Assembler Syntax	Data Size	XNZVC
ABCD	Add BCD with extend	Dx, Dy	B	* [] * [] *
ABCD	Add BCD With extend	- (Ax), - (Ay)	Б	0 0 0
ADD	ADD binary	Dn, <ea></ea>	BWL	* * * * *
1100	nob sinary	<ea>, Dn</ea>	2112	
ADDA	ADD binary to An	<ea>, An</ea>	-WL	
ADDI	ADD Immediate	#x, <ea></ea>	BWL	* * * * *
ADDQ	ADD 3-bit immediate	#<1-8>, <ea></ea>	BWL	* * * * *
ADDX	ADD eXtended	Dy, Dx	BWL	* * * * *
		-(Ay),-(Ax)		
AND	Bit-wise AND	<ea>, Dn</ea>	BWL	- * * 0 0
		Dn, <ea></ea>		
ANDI	Bit-wise AND with Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0
ASL	Arithmetic Shift Left	#<1-8>, Dy	BWL	* * * * *
		Dx, Dy		
		<ea></ea>		
ASR	Arithmetic Shift Right	• • •	BWL	* * * * *
Всс	Conditional Branch	Bcc.S <label></label>	BW-	
		Bcc.W <label></label>		
BCHG	Test a Bit and CHanGe	Dn, <ea></ea>	B-L	*
DOLD	mark a District Oliver	# <data>,<ea></ea></data>	ъ. т	*
BCLR	Test a Bit and CLeaR	• • •	B-L	*
BSET	Test a Bit and SET	DOD C (labal)	B-L	^
BSR	Branch to SubRoutine	BSR.S <label></label>	BW-	
BTST	Bit TeST	BSR.W <label></label>	B-L	*
DISI	pic legi	Dn, <ea> #<data>,<ea></ea></data></ea>	р-п	
CHK	CHecK Dn Against Bounds	<pre># \uata>, \ea></pre>	-W-	- * U U U
CLR	CLeaR	<ea></ea>	BWL	- 0 1 0 0
CMP	CoMPare	<ea>, Dn</ea>	BWL	_ * * * *
CMPA	CoMPare Address	<ea>, An</ea>	-WL	_ * * * *
CMPI	CoMPare Immediate	# <data>,<ea></ea></data>	BWL	_ * * * *
CMPM	CoMPare Memory	(Ay) + , (Ax) +	BWL	_ * * * *
DBcc	-	DBcc Dn, <label></label>	-W-	
DIVS	DIVide Signed	<ea>, Dn</ea>	-W-	- * * * 0
DIVU	DIVide Unsigned	<ea>, Dn</ea>	-M-	- * * * 0
EOR	Exclusive OR	Dn, <ea></ea>	BWL	- * * 0 0
EORI	Exclusive OR Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0
EXG	Exchange any two registers	Rx,Ry	L	
EXT	Sign EXTend	Dn	$-M\Gamma$	- * * 0 0
ILLEGAL	ILLEGAL-Instruction Exception	n ILLEGAL		
JMP	JuMP to Affective Address	<ea></ea>		
JSR	Jump to SubRoutine	<ea></ea>		
LEA	Load Effective Address	<ea>, An</ea>	L	
LINK		,# <displacement></displacement>		
LSL	Logical Shift Left	Dx, Dy	BWL	* * * 0 *
		#<1-8>, Dy		
	- 1 01 1 01 - 1 1 1	<ea></ea>		
LSR	Logical Shift Right	•••	BWL	* * * 0 *
MOVE	Between Effective Addresses	<ea>,<ea></ea></ea>	BWL	- * * 0 0
MOVE	To CCR	<ea>,CCR</ea>	-W-	IIIII
MOVE	To SR	<ea>, SR</ea>	-W-	IIIII
MOVE	From SR	SR, <ea></ea>	-M-	

MOVE	USP to/from Address Regist	er USP,An An,USP	L	
MOVEA	MOVE Address	<ea>, An</ea>	-WL	
MOVEM		register list>, <ea></ea>		
110 V 111	=	ea>, <register list=""></register>	WI	
MOVEP	MOVE Peripheral	Dn, x (An)	-WL	
	1	x(An),Dn		
MOVEQ	MOVE 8-bit immediate	#<-128.+127>, Dn	L	- * * 0 0
MULS	MULtiply Signed	<ea>, Dn</ea>	-W-	- * * 0 0
MULU	MULtiply Unsigned	<ea>, Dn</ea>	-W-	- * * 0 0
NBCD	Negate BCD	<ea></ea>	B	* U * U *
NEG	NEGate	<ea></ea>	BWL	* * * * *
				* * * * *
NEGX	NEGate with eXtend	<ea></ea>	BWL	^ ^ ^ ^ ^
NOP	No OPeration	NOP		
NOT	Form one's complement	<ea></ea>	BWL	- * * 0 0
OR	Bit-wise OR	<ea>, Dn</ea>	BWL	- * * 0 0
		Dn, <ea></ea>		
ORI	Bit-wise OR with Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0
PEA	Push Effective Address	<ea></ea>	L	
RESET	RESET all external devices	RESET		
ROL	ROtate Left	#<1-8>, Dy	BWL	- * * 0 *
		Dx, Dy		
		<ea></ea>		
ROR	ROtate Right		BWL	- * * 0 *
ROXL	ROtate Left with eXtend		BWL	* * * 0 *
ROXR	ROtate Right with eXtend		BWL	* * * 0 *
RTE	ReTurn from Exception	RTE		IIIII
RTR	ReTurn and Restore	RTR		IIIII
RTS	ReTurn from Subroutine	RTS		
SBCD	Subtract BCD with eXtend	Dx, Dy	B	* [] * [] *
5202	Substance Bob Wien Cheena	- (Ax), - (Ay)	2	0 0
Scc	Set to -1 if True, 0 if Fa		B	
STOP	Enable & wait for interrup		Ь	IIIII
SUB	SUBtract binary		BWL	* * * * *
SUB	SUBCLACE DINALY	Dn, <ea></ea>	DMT	
OTTD 7	CIID+	<ea>, Dn</ea>	T.T.T	
SUBA	SUBtract binary from An	<ea>, An</ea>	-MT	* * * * *
SUBI	SUBtract Immediate	#x, <ea></ea>	BWL	
SUBQ	SUBtract 3-bit immediate	# <data>,<ea></ea></data>	BWL	* * * * *
SUBX	SUBtract eXtended	Dy, Dx	BWL	* * * * *
		-(Ay),-(Ax)		
SWAP	SWAP words of Dn	Dn	-M-	- * * 0 0
TAS	Test & Set MSB & Set N/Z-b	its <ea></ea>	B	- * * 0 0
TRAP	Execute TRAP Exception	# <vector></vector>		
TRAPV	TRAPV Exception if V-bit S	et TRAPV		
TST	TeST for negative or zero	<ea></ea>	BWL	- * * 0 0
UNLK	Deallocate Stack Frame	An		

Symbol Meaning ____

- Set according to result of operation
- Not affected
- 0 Cleared
- 1 Set
- Outcome (state after operation) undefined Set by immediate data U
- <ea> Effective Address Operand <data> Immediate data

<label> Assembler label
<vector> TRAP instruction Exception vector (0-15)
<rg.lst> MOVEM instruction register specification list
<displ.> LINK instruction negative displacement
... Same as previous instruction

Addressing Modes	Syntax
Data Register Direct	Dn
Address Register Direct	An
Address Register Indirect	(An)
Address Register Indirect with Post-Increment	(An) +
Address Register Indirect with Pre-Decrement	-(An)
Address Register Indirect with Displacement	w(An)
Address Register Indirect with Index	b(An,Rx)
Absolute Short	W
Absolute Long	1
Program Counter with Displacement	w(PC)
Program Counter with Index	b(PC,Rx)
Immediate	#x
Status Register	SR
Condition Code Register	CCR

Legend

Dn	Data Register (n is 0-7)
An	Address Register (n is 0-7)
b	08-bit constant
W	16-bit constant
1	32-bit constant
X	8-, 16-, 32-bit constant
Rx	Index Register Specification, one of:
	Dn.W Low 16 bits of Data Register
	Dn.L All 32 bits of Data Register
	An.W Low 16 bits of Address Register
	An.L All 32 bits of Address Register

Condition Codes for Bcc, DBcc and Scc Instructions.

Condition Codes set after CMP D0,D1 Instruction.

Relationship	Unsigned	Signed
D1 < D0 D1 <= D0 D1 = D0 D1 != D0 D1 > D0 D1 >= D0	CS - Carry Bit Set LS - Lower or Same EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear) HI - HIgher than CC - Carry Bit Clear	
	PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow) RA - BRanch Always	,
DBcc Only -	F - Never Terminate (DBRA is and T - Always Terminate	n alternate to DBF)
Scc Only -	SF - Never Set ST - Always Set	

Berkeley risc 1

Opcode	Operands	Register Transfer	Description
Data manipula	tion instruction	IS	
ADD	Rs,S2,Rd	$Rd \leftarrow Rs + S2$	Integer add
ADDC	Rs,S2,Rd	$Rd \leftarrow Rs + S2 + carry$	Add with carry
SUB	Rs,S2,Rd	$Rd \leftarrow Rs - S2$	Integer subtract
SUBC	Rs,S2,Rd	$Rd \leftarrow Rs - S2 - carry$	Subtract with carry
SUBR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs$	Subtract reverse
SUBCR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs - carry$	Subtract with carry
AND	Rs,S2,Rd	$Rd \leftarrow Rs \wedge S2$	AND
OR	Rs,S2,Rd	$Rd \leftarrow Rs \vee S2$	OR
XOR	Rs,S2,Rd	$Rd \leftarrow Rs \oplus S2$	Exclusive-OR
SLL	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	Shift-left
SRL	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	Shift-right logical
SRA	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	Shift-right arithmetic
Data transfer i			
LDL	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load long
LDSU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load short unsigned
LDSS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load short signed
LDBU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load byte unsigned
LDBS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Load byte signed
LDHI	Rd,Y	$Rd \leftarrow Y$	Load immediate high
STL	Rd,(Rs)S2	$M[Rs + S2] \leftarrow Rd$	Store long
STS	Rd,(Rs)S2	$M[Rs + S2] \leftarrow Rd$	Store short
STB	Rd,(Rs)S2	$M[Rs + S2] \leftarrow Rd$	Store byte
GETPSW	Rd	$Rd \leftarrow PSW$	Load status word
PUTPSW	Rd	$PSW \leftarrow Rd$	Set status word
Program contro			Set Status Word
JMP	COND, S2(Rs)	$PC \leftarrow Rs + S2$	Conditional jump
JMPR	COND,Y	$PC \leftarrow PC + Y$	Jump relative
CALL	Rd,S2(Rs)	$Rd \leftarrow PC$	Call subroutine
	110,02(110)	$PC \leftarrow Rs + S2$	and
		$CWP \leftarrow CWP - 1$	change window
CALLR	Rd,Y	$Rd \leftarrow PC$	Call relative
CILLLIN	110,1	$PC \leftarrow PC + Y$	and
		$CWP \leftarrow CWP - 1$	change window
RET	Rd,S2	$PC \leftarrow Rd + S2$	Return and
KLI	Ru,52	CWP - CWP + 1	change window
CALLINT	Rd	$Rd \leftarrow PC$	Disable interrupts
CALLINI	Nu	$CWP \leftarrow CWP - 1$	Disable interrupts
RETINT	Rd,S2	$PC \leftarrow Rd + S2$	Enable interrupts
KLIIII	14,52	$CWP \leftarrow CWP + 1$	Lilable interrupts
GTLPC	Rd	$Rd \leftarrow PC$	Get last PC
GILIC	INU	nu T	Oct last I C