


What we are going to learn in this session:

- Introduction to M68k microprocessor.
- Software model of M68k:
 - □M68k internal architecture:
 - Registers in M68k.
 - Their functions.
 - □ Programmer-side view:
 - What you will use as a programmer.



The M68000 Microprocessor

- M68000 (M68k) microprocessor.
- Manufactured by Motorola Semiconductors, 1979.
- 16-bit processor, but can perform 32-bit operations.
- Speed: 8-12 MHz.




The M68k Microprocessor

- Very advanced compared to 8-bit processors:
 - □16-bit data bus, 24-bit address bus.
 - □ Can execute instructions twice as fast.
- Still available today:
 - ☐ Simple, practical commands.
 - □ Robust: can be used for many applications.

.

The M68k Microprocessor








What's inside the M68k?

- Data Registers.
- Address Registers.
- Program Counter.
- Stack Pointer.
- Status Register.
- Arithmetic-Logic Unit (ALU).
- Instruction Register.



Data & Address Registers

Data Registers

- General-purpose registers:
 - ☐ Stores data/results for calculations.
 - ☐ High-speed "memory" inside M68k.
 - □8 registers (D0 to D7).
 - □32-bits long.




Data Registers


- Able to process:
 - □32-bits (Long word).
 - □16-bits (Word).
 - □8-bits (Byte).
 - □ 1-bit.



How Data Registers Work - Example

- The CPU wants to add together 2 numbers from memory locations A and C.
- Data stored into registers first, and added together.
- Results stored in register.







How Data Registers Work - Example

DATA REGISTERS (IN M68K)

Contents

D0	\$12345678
D1	\$00005678
D2	
D3	
D4	
D5	
D6	
D7	

\$12340000+\$00005678=\$12345678

Step 2: M68k adds together the numbers and stores them in register. Result stored in D0.

MEMORY

Add.	Contents	
Α	\$12340000	
В		
С	\$00005678	
D		
Е		
F		
G		
Н		



Try It Yourself

START ORG \$1000

A EQU \$2000

C EQU \$2008

MOVE.L #\$12340000,A MOVE.L #\$00005678,C

MOVE.L A,D0 MOVE.L C,D1

ADD.L D1,D0

END START

What are the contents of addresses \$2000 and \$2008?


What are the contents of data registers D0 and D1?


What is the content of D0 after execution of ADD?





Address Registers


- Stores memory addresses of data and instructions.
- Eight registers in M68k.
- A0 A7.
- A7 (x 2) is reserved as Stack Pointer (SP).
- 32-bits long (but only uses 24-bits).













Try It Yourself

START ORG \$2000

LEA \$1000,A0 LEA \$1008,A1

MOVE.L #\$12340000,(A0) MOVE.L #\$00005678,(A1)

MOVE.L (A0),D0 MOVE.L (A1),D1

ADD.L D1,D0

END START

What are the contents of addresses in A0 and A1?

What are the contents of data registers D0 and D1?

What is the content of D0 after execution of ADD?




Address Register vs. Data Register


Comparison	Address Register	Data Register
Size	32-bit	32-bit
Total	7 (1 reserved)	8
Designation	A0 to A6 (A7 reserved)	D0 to D7
Data size	Word, Long	Byte, Word, Long
Instructions to access	Special instructions	General instructions
Purpose	Store addresses only	Store data only





Program Counter (PC)


- Instructions must occur in correct sequence for program to run properly.
- PC makes sure this happens:
 - □ Special-purpose register inside CPU.
 - ☐ Keeps track of address of next instruction.
 - □32-bits: can point to any location in memory.
















Program Counter (PC)

- Once M68k fetches instruction from memory, it automatically increments PC.
 - ☐ Just before M68k starts to execute the current instruction.
- PC always points to the next instruction during execution of current instruction.



Program Counter (PC)


- Before M68k can start executing a program, PC has to be loaded with address of its first instruction.
- During start-up, PC must be loaded with a number:
 - ☐ First instruction the M68k has to execute.
 - ☐ Usually at simple location \$0000000.





Program Counter (PC)


- PC can be loaded with new value to "jump" over instructions.
- When the PC is modified, new instruction is taken from new PC value, not the address in sequence.
- Can use this technique in subroutines, exceptions and branches.


Try It Yourself					
'''y '''	i Gaigei	•			
START	ORG	\$1000	What are the contents of memory address starting from \$1000?		
	MOVE.B	D0,D1	Execute the program		
	MOVE.B	D3,D4	step by step. Notice that the value of PC changes automatically after each instruction.		
	ADD.B	D1,D4			
	END	START			
























Software Stack


- Sometimes, registers not enough to store data:
 - □ Only 8 data registers available.
- Solution: reserve part of memory for storing data – software stack.
- Data can be stored/retrieved by pushing/popping.




Software Stack

- Stacks are usually used to store:
 - □ Data register values.
 - □ Program Counter.
 - □ Status Register.
 - □ Other information.
- Stacks operate on LIFO basis (Last In First Out).
- Pushes (puts) items on stack and pops (takes) in reverse order.












Stack Pointer (SP)

- Stack pointer: special register to keep record of stack use:
 - ☐ Keeps track of top-most stack position.
- A7 used to store SP.
- 32-bits: large enough to address all memory locations.







```
Try It Yourself

START ORG $1000


MOVE.L #$11112222,D0
MOVE.L #$33334444,D1

MOVE.L D0,-(A7) * PUSH
MOVE.L D1,-(A7)

MOVE.L #$AAAABBBB,D0
MOVE.L #$CCCCDDDD,D1

MOVE.L (A7)+,D1 *POP
MOVE.L (A7)+,D0


END START
```





Status Register

- Special purpose register, 16-bits wide.
- Stores important control and status bits of arithmetic calculations.
- Consists of:
 - □ Trace flag.
 - Supervisor flags.
 - □ Interrupt mask flags.
 - ☐ Condition Code Register (CCR) flags.





Status Register – Trace Bit

- Trace bit (T) used for program tracing:
 - ☐ Used to debug programs.
 - □ When trace is on, the program is executed one line at a time.
 - □ Waits for user input before going to next line.
 - \Box T = 1, enabled. T = 0, disabled.



Status Register – Supervisor Bit

- Used to store privilege state of M68k.
- Two states defined:
 - \square S = 1, Supervisor mode.
 - \Box S = 0, User mode.
- Controls access to critical system instructions and data.



Why do we need User/Supervisor modes?

- In any M68k system, there are:
 - □ Critical system data that must not be changed by inexperienced users. These data are stored in special memory locations.
 - □ Potentially destructive instructions that cannot be executed by inexperienced users.
 - Reset system.
 - Halt system.
 - Edit Status Register, Stack Pointer values.
- User/SV modes limits access by not allowing certain actions if users does not have SV privileges.



Supervisor vs. User Mode

Property	User Mode	Supervisor Mode
Activated when	S = 0	S = 1
Memory Access	Access to only user memory locations.	Access to both user and supervisor memory locations.
Instruction Set	Limited instruction set.	Unlimited instruction set.
Can modify SR/SP?	False.	True.
Stack pointer	User Stack Pointer*.	Supervisor Stack Pointer*.

^{*}A7 (SP) actually has two registers, SSP and USP.




Status Register – Interrupt Mask Bits (IMB)


- 3-bits (I₂, I₁, I₀) as interrupt masks:
 - ☐ Stores interrupt levels from 000 to 111.
 - □ 000 (0) is lowest priority, least important.
 - □111 (7) is highest priority, most important.
 - □ Interrupt request compared to IMB to determine whether it should be executed.



What are interrupts?

- Allows M68k to prioritize processing:
 - ☐ More important tasks executed first.
 - □ Less important tasks executed later.
- Requested by external device:
 - ☐ Asks to be serviced.
 - ☐ Compare priority to IMB.
 - ☐ If higher than IMB, update IMB and service interrupt.
 - ☐ If request lower than IMB, request stored, executed later.








Condition Code Register (CCR)


Condition Code Register (CCR)

- Used to store status of evaluated conditions.
- Final 5-bits of SR.
- Bits in CCR:
 - ☐ X: Stores extra bit for arithmetic shifts.
 - □ N: Whether the result is negative.
 - □ Z: Whether the result is zero.
 - □ V: Whether an arithmetic overflow has occurred.
 - ☐ C: Whether a carry/borrow has occurred.









۲

Try It Yourself

START ORG \$1000

MOVE.B #\$9C,D0

ASL.B #1,D0

END START




X Example – BCD Operation

D0 = \$00000099

D1 = \$00000099

X = 1 before execution

ABCD D0,D1



X/C = 1 (result > 99).

Z = clear since result non-zero. N, V = undefined ۲

Try It Yourself

START ORG \$1000

MOVE.B #\$99,D0 MOVE.B #\$99,D1

ABCD D0,D1


END START

Ŋ

N – Negative Bit

- Purpose: to test whether the result is negative.
- Does this by examining the MSB:
 - ☐ In 2's complement, MSB is sign bit.
 - \square If MSB = 0, N = 0 (not negative).
 - \square If MSB = 1, N = 1 (negative).


```
N Example
■ MOVE.B
               #0,D0
                          D0 = $00(0)
                          D1 = $64 (100)
■ MOVE.B
               #100,D1
                          D0 = 0 - 100 = \$9C (-100)
               D1,D0
■ SUB.B
        $9C €
                 0
                             1
                                0
                                   0
                  MSB = 1, N = 1
```





Z – Zero Bit

- Purpose: to test whether the result is zero.
- Does this by examining all active bits.
 - \square If all active bits = 0, Z = 1 (is zero).
 - \square If not all active bits = 0, Z = 0 (not zero).




```
Try It Yourself

START ORG $1000

MOVE.L #$FFFFFFFF,D0

MOVE.W #$0000,D0

END START
```





Try It Yourself

START ORG \$1000

MOVE.L #\$FFFFFFF, D0

SUB.B #\$FF,D0

END START




V – Overflow Bit

- Checks whether sign bit is changed as a result of arithmetic operation.
 - ☐ Set when arithmetic operation changes MSB.
 - \square Only few instructions can change V.
 - □ Check with M68k instruction reference.



V- Overflow Bit

- In ADD, SUB and CMP, V is modified differently.
- For ADD, SUB & CMP:



Try It Yourself

START ORG \$1000

MOVE.B #\$41,D0

MOVE.B #\$46,D1

ADD.B D1,D0

END START

V Example MOVE.B #\$DE,D0 D0 = -34 + (-97)MOVE.B #\$9F,D1 ADD.B D1,D0 2's complement D0.B = 1 -34 1 0 D1.B = 1 -97 1 1 New D0.B = 0 +125? 1 **V** = 1


```
Try It Yourself

START ORG $1000

MOVE.B #$DE,D0
MOVE.B #$9F,D1

ADD.B D1,D0

END START
```



```
Try It Yourself


START ORG $1000

MOVE.B #$41,D0

MOVE.B #$87,D1

SUB.B D1,D0

END START
```



```
Try It Yourself


START ORG $1000

MOVE.B #$95,D0

MOVE.B #$7F,D1

SUB.B D1,D0


END START
```





C - Carry Bit

- Purpose: to test whether a borrow/carry has occurred:
 - □ Carry occurs when addition results are "carried forward".
 - ☐ Borrow occurs when subtraction results are "borrowed".
- Does this by examining the results of addition/subtraction operations.



```
Try It Yourself


START ORG $1000


MOVE.B #$FF,D0


MOVE.B #$FF,D1

ADD.B D1,D0

END START
```







Conclusion

- Data registers store data for manipulation.
- Address registers can only store address.
- Status register hold various status and control bits during M68k operations:
 - □ T actives trace mode.
 - ☐ S activates supervisor mode.
 - ☐ IMB stores level of serviced interrupt.
 - □ CCR store status each instruction performed.
 - □ Remember how conditions tested, results.

