




#### What we will learn in this session:

- Review several important aspects of memory access.
- Types of memory.
- How to design a Memory Address Decoder:
  - ☐ Full addressing.
  - □ Partial addressing.
  - □ Using 74LS138 and 74LS139 decoders.




# M68k & Memory

- M68k has limited space to store data & instructions:
  - □ 8 x Data registers.
  - □1 x Instruction Register.
- Not enough for practical applications.
- Memory expands storage space:
  - □16 MB maximum space.
  - □ Stores instructions & data.

# M68k & Memory

- M68k has 24-bit (23 + 1) address bus:
  - □ Can address 2<sup>24</sup> locations.
  - □16,777,216 locations (16 MB).
  - □ Can store much more data, instructions.





# AS – Address Strobe

- Purpose:
  - □ Indicates that M68k is exclusively using system bus.
- Activated when M68k wants to use system bus:
  - □ Reading from memory.
  - □ Writing to memory.
  - □ Access peripherals.



#### R/W

- Used to specify read/write operation.
- 1 pin, output.
- Three states:
  - □ High (1): read (default).
  - □Low (0): write.




### DTACK – Data Transfer Acknowledge


- Indicates device ready to begin data transfer.
- Generated by external device being accessed.
- When M68k receives signal, knows data transfer can be started, begins read/write operation.
- During data transfer, M68k inserts wait states until DTACK is received.




### UDS/LDS


- Used to activate correct memory chip during read/write:
  - □ Data usually stored in pairs of chips.
  - □ Each chip partially connected to data bus.
  - □LDS activates D0 to D7 (odd bytes).
  - □ UDS activates D8 to D15 (even bytes).







#### Which one gets selected? **UDS** LDS CS What data to access Chip selected 0 No valid data None 1 1 0 1 0 D8-D15 (even bytes) Chip#1 1 0 0 D0-D7 (odd bytes) Chip#2 0 0 0 D0-D15 (word data) Both Χ Χ 1 None (CS high) None







## Types of Memory

- Typically, M68k systems are designed with 2 types of memory:
  - □ EPROM: Erasable Programmable Read-Only Memory.
  - □ SRAM: Static Random Access Memory.
- To design a memory system, it's important to know the name and size of chip.





## Typical EPROM Chips

Part	Size	Address Lines	Other Name
2716	2kB	11	2K x 8 ROM
2732	4kB	12	4K x 8 ROM
2764	8kB	13	8K x 8 ROM
27128	16kB	14	16K x 8 ROM
27256	32kB	15	32K x 8 ROM
27512	64kB	16	64K x 8 ROM

# Typical SRAM Chips

Part	Size	Address Lines	Other Name
6116	2kB	11	2K x 8 RAM
6264	8kB	13	8K x 8 RAM
62256	32kB	15	32K x 8 RAM






# Characteristics

- ROM chips have OE\* (output enable) and CS\* (chip select).
- RAM chips have E\* (enable), CS\* (chip select), and WE\* (write enable).
- To activate a RAM/ROM chip, both OE\*/E\* and CS\* must be active.



### Characteristics

- OE\*/E\* is connected to UDS\*/LDS\*.
- CS\* is connected to Memory Address Decoder.
- WE\* is connected to R/W\* pin on M68k.
  - $\square$  If R/W\* = 1, read from memory.
  - $\square$  If R/W\* = 0, write to memory.






### Activating the Correct Chip


- Each memory chip has:
  - □ Data pins: outputs/receives to/from M68k.
  - □ Address pins: receives address from M68k.
  - □ OE (Output Enable): Allows data to be sent from chip.
  - □ CS (Chip Select): Enables chip for data transfer.
  - □ WE (Write Enable) (for RAM only): Allows data to be written to chip.



### Activating the Correct Chip

- Chip activated only if:
  - $\Box \overline{\mathsf{CS}}$  is enabled.
  - $\Box$  OE is enabled.
- CS enabled when MAD receives unique pattern from Address Bus, AS active.
- OE enabled when UDS or LDS active.








# **Memory Decoding**

- Design method to allow M68k to access data in memory.
- Enables/disables certain chips based on data required.
- Done using special circuit Memory Address Decoder (MAD).



#### Memory Address Decoder (MAD)

- Special circuit connected to part of address bus.
- Activates specific memory chips based on address pattern in address bus.
- 2 methods to design:
  - □ Full address decoding (FAD).
  - □ Partial address decoding (PAD).




### **Full Address Decoding**


- Uses all available address lines to design decoder:
  - □ All 23 lines used for addressing/decoding.
- Since all lines used, decoder circuit design is more complex, but easy to expand as extra memory is added.
- Typically used in systems with large memory.



## Partial Address Decoding

- Uses only uses a few address lines to design decoder:
  - □ Some lines are not connected to decoder circuit.
- Typically used in systems with smaller memory.
- Decoder circuit design is simple, but hard to expand if more memory needs to be added later.






Comparis PAD	on between F	AD and
	Full Address Decoder	Partial Address Decoder
Address lines used	Uses all lines for addressing or decoding.	Uses only a part of address lines for addressing or decoding. The rest is ignored.
MAD circuit	More complex circuit, since need to use all address lines.	Less complex circuit, since only a few address lines are used.
When to use	When the M68k system is large and requires a lot of memory.	When M68k system has small memory requirements.
Upgrade	Easy to upgrade, extra memory can be added with little modifications to original decoder.	Difficult to upgrade, requires complete redesign of decoder.





# Full Address Decoder Design

- 1. Determine available information.
- 2. Determine the required number of address lines.
- Set base address.
- 4. Determine lower address range.
- 5. Determine upper address range.
- 6. Design decoder.
- 7. Draw memory block diagram.



# Example #1

512kWords (1024 kB) of RAM needs to be interfaced to a 68k-based system, The base address is \$400000. Design the decoder circuit.




# Step 1: Determine Available Information

- Three things must be determined:
  - ☐ How much memory to interface.
  - ☐ Base address of memory.
  - ☐ How many chips need to be used.



# Step 1: Determine Available Information

- 1024 kB need to be interfaced:
  - □ RAM needs to be interfaced.
  - □2 chips used.
  - □512kB for even address (UDS), 512kB for odd address (LDS).
- Base address is \$400000.



### Cton

# Step 2: Determine Number of Required Address Lines

- Determines how many address lines need to be used by one chip.
- Use the following formula:

$$x = \frac{\log_{10} y}{\log_{10} 2}$$
 y = storage size of one chip (kB) x = number of reserved lines



# Step 2: Determine Number of Required Address Lines

- Each chip contains 512,000 memory locations:
  - □ Needs 19 address lines.

$$2^{x} = 512,000$$
  
 $x \log_{10} 2 = \log_{10} 512,000$ 


$$x = \frac{\log_{10} 512,000}{\log_{10} 2} = \frac{5.7093}{0.3010} = 18.97 \approx 19$$

\*Always round to higher.




# Step 3: Allocate Address Line

- Address lines allocated based on Step 2.
- Start with A1.
- Fill with don't cares (X).




# Step 4: Set Base Address

Set base address using the remaining address lines.




# Step 5: Determine Lower Address Range

- Replace all don't cares and A0 with zeros.
- Should get the same base address as question.



# Step 6: Determine Upper Address Range


- Replace all don't cares and A0 with ones.
- This determines the upper limit of the memory chip address.






# Step 7: Design Decoder using Remaining Addresses

- The decoder must be designed so that only the specific bit combinations in the base address can generate a zero on CS (output).
- Typically uses NAND gate.
- AS must be included together in decoder.









# Step 8: Draw Memory Block Diagram

- Memory block diagram shows assignment of memory addresses.
- Begins at \$000000, ends at \$FFFFF.
- Mark the locations where memory has been interfaced.





## Example #2

8k Words (16 kB) of ROM needs to be interfaced to a 68k-based system, so that the base ROM address is at \$AE0000. Determine the address range and design the decoder circuit.



# Step 1: Determine Available Information

- 8 kWords (16kB) need to be interfaced:
  - □2 chips need to be used.
  - □8kB for even address, 8kB for odd address.
- Base address is \$AE0000.




# Step 2: Determine Number of Required Address Lines


- Each chip contains 8,000 (8kB) memory locations:
  - Needs 13 address lines.


$$2^x = 8000$$
$$x \log_{10} 2 = \log_{10} 8000$$


$$x = \frac{\log_{10} 8000}{\log_{10} 2} = \frac{3.9031}{0.3010} = 12.97 \approx 13$$


\*Always round to higher.























## Example #3

Show how 32kB of EPROM and 32kB of SRAM can be interfaced to the M68k to implement a system containing 64kB of ROM commencing at location \$C00000 and 32kW of RAM commencing at location \$300000.



## Step 1: Determine Available Information

- 64 kB of ROM & 32kW of RAM need to be interfaced:
  - □4 chips need to be used.
  - □32kB for even ROM, 32kB for odd ROM.
  - □32kB for even RAM, 32kB for odd ROM.
- ROM base address is \$C00000.
- SRAM base address is \$300000.



## Step 2(a): Determine Number of Required Address Lines for ROM

- Each ROM chip contains 32,000 memory locations:
  - □ Needs 15 address lines.

$$2^{x} = 32,000$$
$$x \log_{10} 2 = \log_{10} 32,000$$

$$x = \frac{\log_{10} 32,000}{\log_{10} 2} = \frac{4.5051}{0.3010} = 14.97 \approx 15$$
\*Always round to higher.




## Step 2(b): Determine Number of Required Address Lines for RAM


- Each RAM chip contains 32,000 memory locations:
  - □ Needs 15 address lines.


$$2^{x} = 32,000$$


$$x \log_{10} 2 = \log_{10} 32,000$$


$$x = \frac{\log_{10} 32,000}{\log_{10} 2} = \frac{4.5051}{0.3010} = 14.97 \approx 15$$
\*Always round to higher.

































- Design an address decoding network to satisfy the following memory map:
  - □ RAM1: \$000000 \$00FFFF.
  - □ RAM2: \$010000 \$01FFFF.
  - □I/O1: \$E00000 \$E0003F.
  - □I/O2: \$E00040 \$E0007F.





#### **Determine Available Information**


- 2 RAM and 2 I/O locations need to be interfaced.
- Memory address range already given:
  - ☐ Start of base address not given.
  - ☐ Start of required address lines not given.
  - ☐ Have to determine by examining memory range.





























■ Design a 16kB M68k memory system using four 32K x 8 chips. The base address is \$C000.



- Four 32K x 8 chips need to be interfaced.
- Each chip is 4kB in size.
- Base address is \$C000.




# Step 2: Determine Number of Required Address Lines


- Each chip contains 4,000 memory locations:
  - □ Needs 19 address lines.


$$2^{x} = 4,000$$
$$x \log_{10} 2 = \log_{10} 4,000$$


$$x = \frac{\log_{10} 4,000}{\log_{10} 2} = \frac{3.6021}{0.3010} = 11.96 \approx 12$$


\*Always round to higher.





















#### H

### Design Steps

- 1. Determine available information.
- 2. Determine the required number of address lines.
- 3. Allocate address lines.
- 4. Set base address.
- 5. Determine lower address range.
- 6. Determine upper address range.
- 7. Find unique pattern in the address lines.
- 8. Design decoder.
- 9. Draw memory block diagram.





M68k needs to be interfaced with 4kW of memory (2kW EPROM, 2kW RAM). The ROM base address is \$1000 and the RAM base address is \$3000. Design the Partial Address Decoder.



- 4kW of memory needs to be interfaced:
  - □2kW ROM = 2 x 2kB EPROM
  - $\square$  2kW RAM = 2 x 2kB RAM
  - $\square$ 4 chips need to be interfaced.
- Starting address \$1000 (ROM), \$3000 (RAM).




## Step 2: Determine Number of Required Address Lines (RAM & ROM)


- Each chip contains 2,000 memory locations:
  - □ Needs 11 address lines.


$$2^{x} = 2,000$$
$$x \log_{10} 2 = \log_{10} 2,000$$


$$x = \frac{\log_{10} 2,000}{\log_{10} 2} = \frac{3.3010}{0.3010} = 10.97 \approx 11$$

\*Always round to higher.















#### Step 7: Find Unique Pattern

- To find the unique pattern, cancel out any similar address lines for all the memory ranges being interfaced.
- The remaining pattern should be a combination of address lines that uniquely identifies each memory range.











• 64kB RAM and 32kB ROM need to be interfaced with a M68k-system. The ROM starting address is \$400000. The RAM starting address is \$FF0000. Design the decoder using partial addressing method.



- 96kB of memory needs to be interfaced:
  - □32kB ROM = 2 x 16kB EPROM
  - $\Box$  64kB RAM = 2 x 32kB RAM
  - □4 chips need to be interfaced.
- Starting address \$400000 (ROM), \$FF0000 (RAM).



## Step 2a: Determine Number of Required Address Lines (RAM)

- Each chip contains 32,000 memory locations:
  - □ Needs 15 address lines.

$$2^{x} = 32,000$$

$$x \log_{10} 2 = \log_{10} 32,000$$

$$x = \frac{\log_{10} 32,000}{\log_{10} 2} = \frac{4.5051}{0.3010} = 14.97 \approx 15$$

\*Always round to higher.



## Step 2b: Determine Number of Required Address Lines (ROM)


- Each chip contains 16,000 memory locations:
  - Needs 14 address lines.


$$2^{x} = 16,000$$


$$x \log_{10} 2 = \log_{10} 16,000$$


$$x = \frac{\log_{10} 16,000}{\log_{10} 2} = \frac{4.2041}{0.3010} = 13.96 \approx 14$$


\*Always round to higher.

























- A small system need to interface memory to a 68k-based system. The address ranges are:
  - □ ROM: \$0000 \$07FF
  - □ RAM: \$2000 \$2FFF
  - □I/O: \$A000 \$A03F
- Design the memory address decoder using Partial Addressing method.





- 3 types of memory locations need to be decoded.
- Memory size not given.
- Address range given:
  - □ ROM: \$0000 \$07FF
  - □ RAM: \$2000 \$2FFF
  - □ I/O: \$A000 \$A03F
















- A M68k system needs to be built with the following specifications:
  - □ EPROM: 4kB needed, start address \$1000.
  - □ SRAM: 2kB needed, start address \$2000.
  - □ I/O, start address \$3000.
- Design the decoder using partial address decoding.



## Step 1: Determine Available Information

- Memory that needs to be interfaced:
  - $\Box$ 4 kB ROM = 2 x 2kB ROM.
  - $\square$ 2 kB RAM = 2 x 1kB RAM
  - $\square$  I/O = 5 lines automatically reserved.
- Starting address \$1000 (ROM), \$2000 (RAM), \$3000 (I/O).



# Step 2a: Determine Number of Required Address Lines (ROM)

- Each chip contains 2,000 memory locations:
  - □ Needs 11 address lines.

$$2^{x} = 2,000$$
$$x \log_{10} 2 = \log_{10} 2,000$$

$$x = \frac{\log_{10} 2,000}{\log_{10} 2} = \frac{3.3010}{0.3010} = 10.97 \approx 11$$

\*Always round to higher.



## Step 2b: Determine Number of Required Address Lines (RAM)

- Each chip contains 1,000 memory locations:
  - □ Needs 10 address lines.

$$2^{x} = 1,000$$

$$x \log_{10} 2 = \log_{10} 1,000$$


$$x = \frac{\log_{10} 1,000}{\log_{10} 2} = \frac{3}{0.3010} = 9.97 \approx 10$$


\*Always round to higher.





# Step 2c: Determine Number of Required Address Lines (I/O)


- I/O automatically requires 5 address lines.
- Need to reserve A1 to A5.

















































































- Implement a PAD for the following memory map:
  - □ RAM: \$400400 \$4004FF.
  - □ I/O1: \$400500 \$40053F.
  - □ I/O2: \$400540 \$40057F.





## Step 1: Determine Available Information


- 3 types of memory locations need to be decoded.
- Memory size not given.
- Address range given:
  - □ RAM: \$400400 \$4004FF.
  - □I/O1: \$400500 \$40053F.
  - □I/O2: \$400540 \$40057F.

















### Step 7: Find Unique Pattern

- To design a decoder for these types of memory maps, the decoder has to be designed in two stages.
- The first stage is to design the decoder for RAM, I/O1 and I/O2.
- The second stage is to design the decoder again for I/O1 and I/O2.











### Designing with Decoders


- Other than logic gates, decoders can also be used to create a memory address decoder (MAD).
- Two types of decoders commonly used in M68k systems are:
  - □74LS138 3 to 8 decoder.
  - □74LS139 dual 2 to 4 decoder.




#### 74LS139 Dual 2-4 Line Decoder

- Motorola active low 2-4 decoder.
- 2 x decoders in one IC.
- 16 pins total:
  - $\Box$ 2 x (2 inputs, 4 outputs).
  - □ Vcc (±5V) and GND.
  - □2 x Enable pins.

Adobe Acrobat 7.0 Document








#### 74LS138 3-8 Line Decoder

- Motorola 3-8 active low decoder.
- 1 x decoder in one IC.
- 16 pins total:
  - Adobe Acrobat 7.0 □3 inputs, 8 outputs (active low).

Document

- □ Vcc (±5V) and GND.
- $\square$ 3 x Enable pins.




	ſ			_				ı								
		E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Ō <sub>7</sub>	$\overline{O}_6$	$\overline{O}_5$	O <sub>4</sub>	$\overline{O}_3$	$\overline{O}_2$	Ōı	Ōo	
<u>Ф</u>		1	Х	Χ	Χ	Х	Х	1	1	1	1	1	1	1	1	
d		Χ	1	X	X	Х	Х	1	1	1	1	1	1	1	1	
<del>10</del>		Χ	Χ	0	X	Х	Х	1	1	1	1	1	1	1	1	
ب	<	0	0		<u>,</u> Q	0	0	1	1	1	1	1	1	1	0	
Ţ.		0	0	1	0	0	1	1	1	1	1	1	1	0	1	
Ë		0	0	1	0	1	0	1	1	1	1	1	0	1	1	
$\infty$		0	0	1	0	1	1	1	1	1	1	0	1	1	1	
<del>ري</del>		0	0	1	1	0	0	1	1	1	0	1	1	1	1	
လွ		0	0	1	1	0	1	1	1	0	1	1	1	1	1	
74LS138 Truth Table		0	0	1	1	1	0	1	0	1	1	1	1	1	1	
/		0	0	1	1	1	1	0	1	1	1	1	1	1	1	



## MAD Design using Decoder

- 1. Determine available information.
- 2. Determine the required number of address lines.
- 3. Set base address.
- 4. Determine lower address range.
- 5. Determine upper address range.
- 6. Design decoder.
- 7. Draw memory block diagram.



- Design a FAD using the 74LS139 2 to 4 decoder.
- The memory map is:
  - □ ROM1: 4kB, starting address \$0000.
  - □ ROM2: 4kB, starting address \$1000.
  - □ RAM1: 4kB, starting address \$2000.



## Step 1: Determine Available Information

- 12 kB need to be interfaced:
  - □6 chips used.
  - □ ROM1: 2kB even, 2kB odd.
  - □ ROM2: 2kB even, 2kB odd.
  - □ ROM2: 2kB even, 2kB odd.



## Step 2: Determine Number of Required Address Lines (ROM1)

- Each chip contains 2,000 memory locations:
  - □ Needs 11 address lines.

$$2^x = 2,000$$

$$x\log_{10} 2 = \log_{10} 2,000$$

$$x = \frac{\log_{10} 2,000}{\log_{10} 2} = \frac{3.3010}{0.3010} = 10.97 \approx 11$$



# Step 2: Determine Number of Required Address Lines (ROM2)

- Each chip contains 2,000 memory locations:
  - □ Needs 11 address lines.

$$2^{x} = 2,000$$
$$x \log_{10} 2 = \log_{10} 2,000$$

$$x = \frac{\log_{10} 2,000}{\log_{10} 2} = \frac{3.3010}{0.3010} = 10.97 \approx 11$$




## Step 2: Determine Number of Required Address Lines (RAM1)


- Each chip contains 2,000 memory locations:
  - □ Needs 11 address lines.


$$2^x = 2,000$$

$$x\log_{10} 2 = \log_{10} 2,000$$

$$x = \frac{\log_{10} 2,000}{\log_{10} 2} = \frac{3.3010}{0.3010} = 10.97 \approx 11$$












### Step 6: Design Decoder


- For 74LS139, two address lines need to be selected as the input for the decoder.
- Select two unique lines that identify ROM1, ROM2 and RAM1.
- Since this is a FAD, all of the remaining address lines must be used to generate the enable (E) signal.








- Design a PAD to implement the following memory map:
  - □ ROM1: \$5000 \$5FFF.
  - □ RAM1: \$A000 \$AFFF
- Use the 74LS138 3-8 decoder.











### Step 6: Design Decoder


- For 74LS138, three address lines need to be selected as the input for the decoder.
- Select three unique lines that identify ROM1 and RAM1.
- Since this is a PAD, some of the remaining address lines must be used to generate the enable (E) signal.












































#### Example #4


- Implement a PAD for the following memory map:
  - □ RAM: \$400400 \$4004FF.
  - □I/O1: \$400500 \$40053F.
  - □ I/O2: \$400540 \$40057F.
- Use the 74LS139 decoder.





# Step 1: Determine Available Information

- 3 types of memory locations need to be decoded.
- Memory size not given.
- Address range given:
  - □ RAM: \$400400 \$4004FF.
  - □I/O1: \$400500 \$40053F.
  - □I/O2: \$400540 \$40057F.















#### Step 7: Find Unique Pattern

- To design a decoder for these types of memory maps, the decoder has to be designed in two stages.
- The first stage is to design the decoder for RAM, I/O1 and I/O2.
- The second stage is to design the decoder again for I/O1 and I/O2.













#### Example #5


- Implement the following memory map using the 74LS138 decoder:
  - □ROM1: \$042000 \$0427FF.
  - □ RAM1: \$800000 \$8007FF.
  - □ I/O1: \$043080 \$0430BF.
  - □ I/O2: \$043040 \$04307F.
- Use the partial decoding method.

























#### 




#### **Memory Interfacing**

- Method to connect memory chips to M68k.
- Involves design of MAD.
- Two methods:
  - □ Full address decoding: uses all address lines.
  - □ Partial address decoding: only uses several address lines.
- Can be designed using logic gates and decoder ICs.










#### **Bus Buffering**

- The system bus consists of:
  - □ Address bus: A1 A23
  - □ Data bus: D0 D15
  - □ Control bus: BERR, VPA, CLK, R/W, etc..




#### **Bus Buffering**


- System bus is connected to all components in μP system:
  - Memory: RAM, ROM.
  - □ I/O devices: keyboard, mouse, display card.
  - ☐ Storage devices: HDD, CD-ROM drive.



## Fan-Out

- All connected devices drain current from M68k.
- This is called fan-out.
- If too many devices connected, M68k fanout overloaded:
  - □ Causes unreliable input/output.
  - □ Fan-out limit is specified by manufacturer.








#### **Bus Buffering**


- Buffering helps prevent bus overloading by increasing the bus fan-out current.
  - □ 2 buffer choices 74LS244 or 74LS245.
  - □ Depends on direction:
    - Unidirectional
    - Bidirectional




#### **Bus Buffering**

- Increases M68k fan-out limit by attaching highcurrent buffer to system bus.
  - □ Can connect more devices.
- Common buffers:
  - □ 74LS244 unidirectional buffer: can transfer data in one direction only.
  - □ 74LS245 bidirectional buffer: can transfer data in both directions.
  - ☐ Each IC can buffer 8 lines only.







### Bus Buffering

- All pins in M68k need to be buffered:
  - □ Address bus: buffered using 74LS244.
  - □ Data bus: buffered using 74LS245.
  - □ Control bus: buffered using 74LS244/74LS245:
    - If unidirectional, use 74LS244.
    - If bidirectional, use 74LS245.

