


# VLSI technology



# Very Large Scale Integration technology

The technology that allows us to fabricate processor chips and memories. Today's computers, built using digital VLSI circuits, are:

- not analog
- not low power
- not fault tolerant
- not robust to inhomogeneities
- not asynchronous
- not massively parallel

#### Outline

- Introduction to neuromorphic VLSI
- Neuromorphic subthreshold circuits
- The differential pair circuit
- Silicon neurons
- Neuromorphic processors
- 6 How to program neuromorphic processors
- Learning
- Computational primitives
- Neural State Machines
- Conclusions

Giacomo Indiveri (INI)

Neuromorphic VLSI

ini (uzh) eth (zürich

0.70

# The term "neuromorphic"




The term neuromorphic was coined by Carver Mead in the late '80s to describe VLSI systems containing electronic analog/digital circuits that exploit the physics of silicon to reproduce the bio-physics of neural circuits present in the nervous system.


It is a discipline characterized by two main goals.

- To understand the computational properties of biological neural systems using standard CMOS VLSI technology as a tool.
- To exploit the known properties of biological systems to design and implement efficient devices for engineering applications.

Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh| eth | zūrich 4/72 Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh| eth | zūrich 5/

# Neuromorphic VLSI neuron circuits





Nuno da Costa, INI, 2008

#### Goals:

- to reproduce the physics of neural computation using subthreshold analog circuits and asynchronous digital circuits.
- . to build autonomous learning behaving systems that can interact with the environment in real-time.

Giacomo Indiveri (INI)

Neuromorphic VLSI


Ini (uzh) eth (zörich

Neuromorphic VLSI

ini (uzh) eth (zürich 7/72


# Neuromorphic Engineering

Deeply rooted in biology ...



# The origins (late 1970s)


Neuromorphic Engineering



Biophysics of membrane channels

#### A silicon neuron

The '90s









In 1991 Misha Mahowald and Rodney Douglas proposed a conductance-based silicon neuron and showed that it had properties remarkably similar to those of real cortical neurons.

Neuromorphic VLSI ini juzh eth j zürich Neuromorphic VLSI ini (uzh) eth (zürich 9/72 Giacomo Indiveri (INI) Giacomo Indiveri (INI)

# Neuromorphic computing today




ARM-based simulated spiking Asynchronous simulation of neural networks (SpiNNaKer). neurons and synapses (Loihi).




Large-scale asynchronous spiking neural network (TrueNorth).





Real-time neuromorphic large-scale system (BrainDrop).



Real-time on-line learning neuromorphic chips (DYNAPs)

Giacomo Indiveri (INI)

accelerators (BrainScaleS).

Neuromorphic VLSI

ini (uzh) eth (zürich

#### Neuromorphic computing

#### Basic research

- Fundamental research.
- Emulation of neural function.
- Subthreshold analog
- Asynchronous digital.



#### Recent developments

- Dedicated VLSI hardware.
- High performance computing.
- Application driven.
- Conservative approaches.



Neuromorphic VLSI

ini juzh) eth j zürich 11/72

# The neuromorphic engineering approach


Learn to build artificial neural processing systems that can interact intelligently with the physical world












Exploit device physics to directly emulate the biophysics of neural systems.

Let time represent itself.

Implement robust computation in autonomous agents that produce cognitive behavior.

# Channel current-voltage relationships



a saturation of the curves. (Source: [Hodgkin et al., 1952b, p. 464].)

Giacomo Indiveri (INI)


Neuromorphic VLSI


Ini |uzh| eth | zürich 12/72

Neuromorphic VLSI

ini juzh) eth j zürich 14/72

#### Diffusion and saturation







$$I_{ds} = I_0 e^{\kappa_n V_g/U_T} \left( e^{-V_s/U_T} - e^{-V_d/U_T} 
ight)$$

is equivalent to:

$$egin{array}{ll} I_{ds} = & I_0 e^{\kappa rac{V_g}{U_T} - rac{V_s}{U_T}} & -I_0 e^{\kappa rac{V_g}{U_T} - rac{V_d}{U_T}} \ I_{ds} = & I_f & -I_r \end{array}$$

If  $V_{ds} > 4U_T$  the  $I_r$  term becomes negligible, and the transistor is said to operate in the saturation regime:


$$I_{ds} = I_0 e^{\kappa_n V_g/U_T - V_s/U_T}$$


Neuromorphic VLSI

ini | uzh | eth | zürich 15/72

# n-FETs and p-FETs

In Complementary Metal-Oxide Semiconductor (CMOS) technology, there are two types of MOSFETs: n-FETs and p-FETs





In traditional CMOS circuits, all n-FETs have the common bulk potential  $(V_b)$ connected to Ground (Gnd), and all p-FETs have a common bulk potential (typically) connected to the power supply rail ( $V_{dd}$ ).

#### **Body Effect**

What is body effect?

#### Subthreshold

In subthreshold, for a constant I, a  $\Delta V$  change in the source voltage means that the gate voltage has to increase by  $\kappa \Delta V$  and not just  $\Delta V$ .

#### Above threshold

In above threshold, this effect is often taken to mean that the threshold voltage of the transistor increases with the source voltage.

$$\kappa = rac{C_{ extit{OX}}}{C_{ extit{OX}} + C_{ extit{dep}}}$$

Neuromorphic VLSI

ini |uzh| eth | zürich 16/72

# **Transistor Subthreshold Equations**

nFET

$$I = I_{n0}e^{\kappa_n V_g/U_T}\left(e^{-V_s/U_T} - e^{-V_d/U_T}\right)$$

pFET

$$I = I_{p0}e^{\kappa_p(V_{dd}-V_g)/U_T}\left(e^{-(V_{dd}-V_s)/U_T}-e^{-(V_{dd}-V_d)/U_T}\right)$$

where


- I<sub>n0</sub> and I<sub>p0</sub> denote the nFET/pFET current-scaling parameter
- $\kappa_0$  and  $\kappa_0$  denote the nFET/pFET subthreshold slope factor
- $U_T$  the thermal voltage
- $V_q$  the gate voltage,  $V_s$  the source voltage, and  $V_d$  the drain voltage.

The current is defined to be positive if it flows from the drain to the source.

Neuromorphic VLSI ini | uzh | eth | zürich 17/72 Neuromorphic VLSI ini |uzh| eth | zürich 18/72 Giacomo Indiveri (INI) Giacomo Indiveri (INI)

# **Current Source**

If we can neglect the Early effect (use long transistors)




ini |uzh| eth | zürich 19/72

Neuromorphic VLSI

ini |uzh| eth | zūrich 20/72

# A current-mode differential-pair integrator (DPI)



$$I_{th} \cdot I_1 = I_2 \cdot I_{out}$$

$$I_{th} \cdot (I_{in} - I_{\tau} - I_C) = (I_{\tau} + I_C) \cdot I_{out}$$

$$\tau \left(1 + \frac{I_{th}}{I_{out}}\right) \frac{d}{dt} I_{out} + I_{out} = \frac{I_{th}I_{in}}{I_{\tau}} - I_{th}$$

$$I_{out} = I_0 e^{\frac{\kappa V_C}{UT}}$$

$$I_1 + I_2 = I_{in}$$

$$I_2 = I_{\tau} + I_C$$


$$I_C = C \frac{d}{dt} V_C$$

$$I_C = C \frac{U_T}{\kappa I_{out}} \frac{d}{dt} I_{out}$$

$$\tau = \frac{CU_T}{\kappa I_{\tau}}$$
if  $I_{in} \gg I_{\tau}$ 


$$au rac{d}{dt} I_{out} + I_{out} = rac{I_{th}}{I_{ au}} I_{in}$$

# $I_d$ vs $V_{ds}$



# Silicon synapses

The Differential-Pair Integrator synapse




Neuromorphic VLSI

ini | uzh | eth | zürich 21/72

ini |uzh| eth | zürich 22/72

#### The Current Mirror

The output current is a *mirrored* copy of the input current.



If both MOSFETs are of the same size and have the same source voltage, they source the same current, which is why the device is called a *current mirror*. The input current  $I_{in}$  through the diode-connected transistor  $M_1$  sets the common gate voltage  $V_g$  and hence the output current  $I_{out}$  of the second transistor  $M_2$ .

The output current can be scaled by choosing different transistor sizes, or by choosing different source potentials  $V_{s1}$  and  $V_{s2}$  for the two MOSFETs. If  $M_2$  is in saturation:

$$I_{out} = e^{(V_{s1} - V_{s2})/U_T} I_{in}.$$

Giacomo Indiveri (INI)

Neuromorphic VLSI

ini |uzh| eth | zürich 23/72


Giacomo Indi

Neuromorphic VLSI

ini | uzh | eth | zürich 24/

#### The Source Follower

p-type



$$I_{M1} = I_0 e^{-\kappa (V_{bp} - V_{dd})/U_T}$$

$$I_{M2} = I_0 e^{-\kappa (V_{in} - V_{out})/U_1}$$

$$I_{M1} = I_{M2}$$


$$V_{out} = (V_{dd} - V_{bp}) + V_{in}$$

Saturation condition for M1:

$$V_{out} < V_{dd} - 4U_T$$

#### The Source Follower

n-type



$$I_{M1} = I_0 e^{\kappa V_{in}/U_T - V_{out}/U_T}$$

$$I_{MD} = I_D e^{KV_{bn}/U_T}$$


$$I_{M1} = I_{M2}$$

$$V_{out} = \kappa (V_{in} - V_{bn})$$

Saturation condition for M2:

$$V_{out} > 4U_T$$

# The differential pair



- Input signal:  $\Delta V = V_1 V_2$
- Output signals: I<sub>1</sub> and I<sub>2</sub>, if saturated.
- Bias parameter: V<sub>b</sub>

Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh| eth | zŭrich 25/72 Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh| eth | zŭrich 27/72

# The differential-pair


$$I_{1} = I_{0}e^{\frac{\kappa V_{1} - V_{s}}{U_{T}}}$$

$$I_{2} = I_{0}e^{\frac{\kappa V_{2} - V_{s}}{U_{T}}}$$

$$I_{b} = I_{1} + I_{2} = I_{0}e^{\frac{\kappa V_{b}}{U_{T}}}$$

$$e^{-\frac{V_{s}}{U_{T}}} = \frac{I_{b}}{I_{0}} \frac{1}{e^{\frac{\kappa V_{1}}{U_{T}} + e^{\frac{\kappa V_{2}}{U_{T}}}}}$$

$$I_1 = I_b \; rac{e^{rac{\kappa V_1}{U_T}}}{e^{rac{\kappa V_1}{U_T}} + e^{rac{\kappa V_2}{U_T}}} \ I_2 = I_b \; rac{e^{rac{\kappa V_1}{U_T}}}{e^{rac{\kappa V_1}{U_T}} + e^{rac{\kappa V_2}{U_T}}}$$





Neuromorphic VLSI

ini |uzh| eth | zürich

#### Difference of currents

To implement the difference of currents  $(I_1 - I_2)$  we can use . . .





... a current-mirror

# Sigmoids (contd)

#### Diff-pair output currents

The output currents of the diff-pair can be rewritten in the canonical sigmoid form:


$$I_1 = I_b \ \frac{1}{1 + e^{\frac{\kappa}{U_T}(V_2 - V_1)}} \qquad I_2 = I_b \ \frac{1}{1 + e^{\frac{\kappa}{U_T}(V_1 - V_2)}}$$


#### Difference of diff-pair currents

$$I_1-I_2=I_b \ rac{e^{rac{\kappa V_1}{U_T}}-e^{rac{\kappa V_2}{U_T}}}{e^{rac{\kappa V_1}{U_T}}+e^{rac{\kappa V_2}{U_T}}} \ =I_b anhigg(rac{\kappa}{2U_T}(V_1-V_2)igg)$$


ini |uzh| eth | zürich

# The Transconductance Amplifier





# The Transconductance Amplifier



Giacomo Indiveri (INI)

Neuromorphic VLSI

ini | uzh | eth | zürich 32/72

# The Transconductance Amplifier

For small differential voltages (e.g.  $|V_1 - V_2| < 200 mV$ ), the tanh(·) relationship is approximately linear and the equation

$$I_{out} = I_b anhigg(rac{\kappa}{2U_T}(V_1 - V_2)igg)$$

can be reduce to:

$$I_{out} pprox g_m(V_1 - V_2)$$


where

$$g_m = \frac{I_b \kappa}{2U_T}$$

Neuromorphic VLSI

ini |uzh| eth | zürich 33/72

#### A conductance-based silicon neuron









In 1991 Misha Mahowald and Rodney Douglas proposed a conductance-based silicon neuron and showed that it had properties remarkably similar to those of real cortical neurons.

#### The conductance based Si-Neuron



Neuromorphic VLSI ini | uzh | eth | zürich 35/72 Neuromorphic VLSI ini | uzh | eth | zürich 36/72 Giacomo Indiveri (INI)

#### Silicon neuron's measurements



Neuromorphic VLSI

ini | uzh | eth | zürich 37/72

# Conductance-based models

Integrate and Fire vs Hodgkin-Huxley

#### But recently proposed models bridge the gap between the two:

Generalized Integrate-and-Fire Models of Neuronal Activity Approximate Spike Trains of a Detailed Model to a High Degree of Accuracy

Renaud Jolivet, L. Timothy J. Lewis, 2.0 and Wulfram Gerstner L.

J Neurophysiol 99: 656–666, 2008. First published December 5, 2007; doi:10.1152/jn.01107.2007.

Dynamic I-V Curves Are Reliable Predictors of Naturalistic

Pyramidal-Neuron Voltage Traces

Laurent Badel,1 Sandrine Lefort,2 Romain Brette,3 Carl C. H. Petersen,2 Wulfram Gerstner,1 and Magnus J. E. Richardson<sup>1,4</sup> Biol Cybern (2008) 99:361-370

DOI 10.1007/s00422-008-0259-

ORIGINAL PAPER

Biological Cybernetics


Extracting non-linear integrate-and-fire models from experimental data using dynamic I-V curves

Laurent Badel · Sandrine Lefort · Thomas K. Berger - Carl C. H. Petersen Wulfram Gerstner · Magnus J. E. Richardson


#### Conductance-based models

Integrate and Fire vs Hodgkin-Huxley

Traditionally there have been two main classes of neuron models:



Conductance-based (R-C)



Integrate and fire (I-C)


Giacomo Indiveri (INI)

Neuromorphic VLSI


ini |uzh| eth | zürich 38/72

#### Silicon neurons

The low power I&F neuron



$$au rac{d}{dt}I_{mem} + I_{mem} pprox rac{I_{th}I_{in}}{I_{ au}} - I_g + f(I_{mem})$$




$$ag{ au_{ahp}} rac{d}{dt} I_g + I_g = rac{I_{thr} I_{ahp}}{I_{ au_{ahp}}}$$

[Indiveri et al., 2010] [Brette and Gerstner, 2005]

Neuromorphic VLSI ini | uzh | eth | zürich 39/72 Neuromorphic VLSI ini |uzh| eth | zürich 40/72 Giacomo Indiveri (INI)

#### Model neurons

The adaptive exponential I&F neuron model



[Brette and Gerstner, 2005]

 $C\frac{d}{dt}V+g_L(V-E_L)=I-w+f(V)$ 


Giacomo Indiveri (INI)

Neuromorphic VLSI


ini (uzh) eth (zürich


 $\tau_w \frac{d}{dt} w + w = a(V - E_L)$ 

# Neuromorphic Processors



- Analog subthreshold circuits.
- Slow temporal, non-linear dynamics.
- Massively parallel operation.
- Inhomogeneous, imprecise, and noisy.
- Adaptation and learning at multiple time scales.
- Fast asynchronous digital routing circuits.
- Re-programmable network topology.
- Fault tolerant and mismatch insensitive by design.






Giacomo Indiveri (INI)

Neuromorphic VLSI

ini luzhi eth i zürich

43/72

# Spikes and the Address-Event Representation



# Neuromorphic processing systems

existence proof



# Bee brain specs

weight: 1 mg
volume: 1 mm<sup>3</sup>
# neurons: 960'000
energy/op: 10<sup>-15</sup> J/spik

# Neuromorphic agents

- Interact with the environment in real-time closed-loop settings
- Use both analog and digital computing elements.
- Exploit non-linearities and temporal dynamics.
- Leverage noise, variability, and stochasticity to achieve robust computation.
- Processing complex (dynamic and noisy) spatio-temporal signals.


Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh | eth | zūrich 44/72 Giacomo Indiveri (INI) Neuromorphic VLSI Ini | uzh | eth | zūrich 45/72

# Neuromorphic computing

A radical paradigm shift

# Exploit physical space

- Multiple instances of similar computing elements.
- Memory and computation co-localized.
- Sparse activation, massive parallelsim.
- Continuous time. Data driven processing.



#### Let time represent itself

- · For interacting with the environment in real-time.
- Dynamics with time constants matched to the input signals.
- Inherently synchronized with the real-world "natural" events.
- To process sensory signals efficiently (low power, low bandwidth).

Giacomo Indiveri (INI)

Neuromorphic VLSI

#### ini (uzh) eth (zürich

#### Neuromorphic vs conventional processors

#### Pros

- Low latency
- Ultra low-power (<1mW)</li>

#### Cons

- Limited resolution (<4bits)</li>
- High variability, noisy

#### What are they good for?

- · Real-time sensory-motor processing
- Sensory-fusion and on-line classification
- Low-latency decision making

#### What are they bad at?

- High accuracy pattern recognition
- High precision number crunching
- Batch processing of data sets

#### How to program a neuromorphic processor?

- Configure network structure and parameters
- Train the network with different learning methods
- Define neural computational primitives
- Compose multiple primitives for context dependent processing


Neuromorphic VLSI

ini juzhi eth i zürich 47/72

Giacomo Indiveri (INI)


# Configuring network and circuit parameters


to "program" robotic behavior



# Configuring network and circuit parameters

to implement vergence control in active stereo vision setups






[Osswald and Indiveri, 2017][Nicoletta Risi, (in preparation)]

ini juzh) eth j zürich

#### Learning: training the network

with on-chip on-line plasticity mechanism



#### Recent spike-driven learning algorithm

Spike-driven weight change depends on the timing of the pre-synaptic input, and on the value of the post-synaptic neuron's state variables.

W. Senn, S. Fusi, N. Brunel, S. Sheik, E. Neftci, R. Zecchina, M. Memmesheimer, etc.


#### Requirements for efficient implementation


- bistability: use two synaptic states;
- redundancy: implement many synapses that see the same pre- and post-synaptic activity
- stochasticity & inhomogeneity: induce LTP/LTD only in a subset of stimulated synapses.

ini |uzh| eth | zürich Giacomo Indiveri (INI) Neuromorphic VLSI

#### Robust classification

to "program" classification/recognition behaviors





MNIST	deep/CNN (Hinton et al. 2012) random + bistable synapses random + bistable synapses + (mod. protocol)	98.4% ~ 85% ~ 96%
TIMIT	deep/CNN (Hinton et al. 2012) VLSI cochlea + bistable synapses	77% ~ 60%

# Ensemble learning techniques


Spike-based learning with inhomogeneous synapses exploits variability to enable an on-line bagging technique.

• AdaBoost theorem:  $1-\text{error}(H_{final}) \ge 1-e^{-2\gamma^2 N}$ 


[Y. Freund And R. E. Schapire, 1995]


# Spike-based learning circuits

implementing third-factor and stochastic learning mechanisms



# On-line on-chip spike-based learning






Original image Weight Matrix Weight Matrix

(10ms)

(20ms)



Weight evolution





[Qiao et al, (in preparation)]


Neuromorphic VLSI ini |uzh| eth | zürich Neuromorphic VLSI ini |uzh| eth | zürich 55/72 Giacomo Indiveri (INI)

### Learning to solve practical applications










Giacomo Indiveri (INI)

Neuromorphic VLSI


[Donati et al, 2019] ini juzh eth j zürich 56/72

#### Canonical micro-circuits

to "program" state-dependent procedures



Pyramidal Cell of Layer 3 of Cat Visual Cortex Showing Dendrite (Green) and Axon (Red) Forming Multiple Clusters of Boutons (Black) in Layer 3 and 5.



Canonical Cortical Circuit Based on Electrophysiological and Modeling Studies in the Cat Visual Cortex (from [Douglas and Martin, 1989]).

#### Winner-Take-All networks

[Marcus et al., "The Atoms of Neural Computation", Science 2014]


Hence we propose that the ubiquitous microcircuit motif [...] provides an important atomic computational operation to large-scale distributed brain computations.

[Jonke et al. J. Neurosci. 2017]

Neuromorphic VLSI


ini juzhi eth i zürich 58/72

#### Winner-Take-All and Attractor networks



#### [Hahnloser et al, Science 2000] [Douglas and Martin, 2007, 2010] [Sandamriskaya, 2014] [Jonke et al. J. Neurosci. 2017]

# Winner-take-all networks in neuromorphic hardware



Neuromorphic VLSI Ini |uzh| eth | zürich 59/72 Neuromorphic VLSI ini juzh) eth j zürich 60/72 Giacomo Indiveri (INI)

### Learning and Winner-Take-All networks

#### Forming memories with attractor networks Synaptic matrix Output spikes 50 Inhibitory neurons Excitatory neurons Excitatory neurons Excitatory neurons Time (s)

[Indiveri Liu, 2017] [F. Corradi et al., 2014]

Giacomo Indiveri (INI)

Neuromorphic VLSI


ini |uzh| eth | zürich

# Neural State Machines (NSMs)

Robust computation with the Finite State Machine formalism

#### Finite State Machines


A finite-state machine (FSM) is a mathematical model of computation used to design both computer programs and sequential logic circuits. It is conceived as an abstract machine that can be in one of a finite number of states.




Recognizes regular expression B\*[AB\*A]\*

Minsky, 1967

#### Intrinsic oscillators and Central Pattern Generators




# Synthesizing cognition using NSMs



#### **Probabilistic Neural State Machines**

with intrinsic oscillators



Giacomo Indiveri (INI)

Neuromorphic VLSI

ini | uzh | eth | zürich 66

66/72

# Neuromorphic circuits for robust sensory-motor processing



# 

#### Promising results

By combining a small number of key computational primitive circuits with on-chip learning circuits existing and future mixed-signal neuromorphic processors can be used to implement:

- fast and robust visual, auditory, and multi-modal sensory processing
- adaptive motor control [Glaz et al. 2019]
- o context dependent procedural tasks [Liang et al. 2019]
- map formation and pose estimation [Kreiser et al.
   2018]
- on-line self-calibration of system parameters

  [Kreiser et al. 2019]


iiacomo Indiveri (INI)

euromorphic VLSI

ini |uzh| eth | zürich

07170

Conclusions



#### On-going research: iterative refinement

- We study the principles of computation of cortical circuits and validate them on neuromorphic systems that interact intelligently with the environment.
- We exploit progress in technology to develop mixed-signal neuromorphic electronic circuits for emulating neural dynamics and learning in real-time (2, 3 tape-outs/year, new learning mechanisms, new memory technologies, new architectures/protocols).
- We build analog/digital neural processing systems interfaced to sensors and robotic platforms that can (learn to) produce intelligent behavior.

# The Future of Computing

for sustainable "big-data" processing

#### Neuromorphic computing application domains

We are now entering the era of *neuromorphic intelligence* in which dedicated task-specific "chiplets" will be used to provide intelligence to a multitude of edge-computing devices.





[https://techoverlook.com/]

Intelligent "watchdogs"

- Auditory scene analysis
- Environmental sensing
- Prosthetic controllers
- Health monitoring
- Human body area networks

Giacomo Indiveri (INI) Neuromorphic VLSI ini | uzh| eth | zürich 69/72

Neuromorphic VLSI

ini |uzh| eth | zürich 70/72

# The end

# Thank you for your attention



The CapoCaccia Workshops for Neuromorphic Intelligence

#### http://capocaccia.cc/



- Interdisciplinary, international, diverse
- Morning lectures, afternoon hands-on work-groups
- Active and lively discussions (no powerpoint)
- · Concrete results, establishment of long-term collaborations

Capo Caccia, Sardinia, Italy. April 26 - May 9, 2020

Neuromorphic VLSI

ini juzh eth i zürich 71/72

Neuromorphic VLSI

ini juzh) eth j zürich 72/72