

# DRV8313 三个半 H 桥驱动器集成电路 (IC)

查询样品: [DRV8313](#)

## 特性

- 三个半-H-桥驱动器 IC
  - 驱动 3 相无刷直流 (DC) 电机
  - 独立半桥控制
  - 用于低侧电流感测的引脚
  - 低 MOSFET 导通电阻
- 24V, 25°C 下 2.5A 最大驱动器电流
- 通用比较器可被用于电流感测或其它功能
- 内置 3.3V 10mA 低压降 (LDO) 稳压器
- 8V 至 60V 运行电源电压范围
- 耐热增强型表面贴装封装

## 应用范围

- HVAC 电机
- 消费类产品
- 办公自动化设备
- 工厂自动化
- 机器人

## 说明

DRV8313 提供三个可独立控制的半 H 桥驱动器。虽然也可被用于驱动螺线管或其它负载，它主要用于驱动一个三相无刷直流电机。每个输出驱动器通道包含采用半 H 桥配置的 N 通道功率 MOSFET。这个设计将每个驱动器的接地端子接至引脚，以在每个输出上执行电流感测。

电流限制电路或其它功能可使用一个通用比较器。

DRV8313 在半 H 桥的每个通道上提供高达 2.5A 峰值电流或者 1.75A 均方根 (RMS) 输出电流（在 24V 和 25°C 时具有适当的印刷电路板 (PCB) 散热）。

此器件提供实现过流保护、短路保护、欠压闭锁和过温保护的内部关断功能。

DRV8313 采用 28 引脚散热薄型小外形尺寸 (HTSSOP) PowerPAD 封装<sup>TM</sup> 封装。

## ORDERING INFORMATION<sup>(1)</sup>

ORDERABLE PART NUMBER	PACKAGE <sup>(2)</sup>	TOPSIDE MARKING	SHIPPING
DRV8313PWPR	HTSSOP – PWP	DRV8313	Reel of 2000
DRV8313PWP			Tube of 50

(1) For the most-current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

(2) See package drawings, thermal data, and symbolization at [www.ti.com/packaging](http://www.ti.com/packaging).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD 封装是 Texas Instruments 的商标。  
All other trademarks are the property of their respective owners.


 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## FUNCTIONAL BLOCK DIAGRAM



B0480-01

**PWP Package  
(Top View)**


P0146-01

### PIN DESCRIPTIONS

PIN	TYPE	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
NAME NO.			
<b>Power and Ground</b>			
CP1	1	IO Charge-pump flying capacitor	Connect a 0.01- $\mu$ F 100-V capacitor between CP1 and CP2.
CP2	2	IO Charge-pump flying capacitor	
GND	12, 20, 28, PPAD	– Device ground	Connect to system ground
V3P3OUT	15	O 3.3-V regulator output	Bypass to GND with a 0.47- $\mu$ F 6.3-V ceramic capacitor. Use for supplying external loads is permissible.
VCP	3	IO High-side gate drive voltage	Connect a 0.1- $\mu$ F 16-V ceramic capacitor to VM.
VM	4, 11	– Main power supply	Connect to power supply (8.2 V–60 V). Connect both pins to the same supply. Bypass to GND with a 10- $\mu$ F (minimum) capacitor.
<b>Control</b>			
EN1	26	I Channel 1 enable	Logic high enables OUT1. Internal pulldown
EN2	24	I Channel 2 enable	Logic high enables OUT2. Internal pulldown
EN3	22	I Channel 3 enable	Logic high enables OUT3. Internal pulldown
IN1	27	I Channel 1 input	Logic input controls state of OUT1. Internal pulldown
IN2	25	I Channel 2 input	Logic input controls state of OUT2. Internal pulldown
IN3	23	I Channel 3 input	Logic input controls state of OUT3. Internal pulldown
nRESET	16	I Reset input	Active-low reset input initializes internal logic and disables the outputs. Internal pulldown
nSLEEP	17	I Sleep-mode input	Logic high to enable device, logic low to enter low-power sleep mode. Internal pulldown
<b>Status</b>			
nFAULT	18	OD Fault	Logic low when in fault condition (overtemperature, overcurrent, UVLO)
<b>Comparator</b>			
COMPN	13	I Comparator negative input	Negative input of comparator
COMPP	12	I Comparator positive input	Positive input of comparator
nCOMPO	19	OD Comparator out	Output of comparator. Open-drain output

## PIN DESCRIPTIONS (continued)

PIN NAME	TYPE NO.	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
<b>Output</b>			
OUT1	5	O Output 1	Connect to loads.
OUT2	8	O Output 2	
OUT3	9	O Output 3	
PGND1	6	— Ground for OUT1	Connect to ground, or to low-side current-sense resistors.
PGND2	7	— Ground for OUT2	
PGND3	10	— Ground for OUT3	

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	VALUE	UNIT
Power-supply voltage range ( $V_M$ )	−0.3 V to 65	V
Digital-pin voltage range	−0.5 to 7	V
Comparator input-voltage range	−0.5 to 7	V
Peak motor-drive output current	Internally limited	A
Pin voltage (GND1, GND2, GND3)	±600	mV
Continuous motor-drive output current <sup>(3)</sup>	2.5	A
$T_J$ Operating virtual junction temperature range	−40 to 150	°C
$T_{stg}$ Storage temperature range	−60 to 150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal.
- (3) Observe power dissipation and thermal limits.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>	DRV8313	UNIT
	PWP	
	28 PINS	
$\theta_{JA}$ Junction-to-ambient thermal resistance <sup>(2)</sup>	31.6	°C/W
$\theta_{JCTop}$ Junction-to-case (top) thermal resistance <sup>(3)</sup>	15.9	°C/W
$\theta_{JB}$ Junction-to-board thermal resistance <sup>(4)</sup>	5.6	°C/W
$\psi_{JT}$ Junction-to-top characterization parameter <sup>(5)</sup>	0.2	°C/W
$\psi_{JB}$ Junction-to-board characterization parameter <sup>(6)</sup>	5.5	°C/W
$\theta_{JCbot}$ Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	1.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_M$	Motor power-supply voltage range <sup>(1)</sup>	8	60		V
$V_{GNDX}$	GND1, GND2, GND3 pin voltage	-500	0	500	mV
$I_{V3P3}$	V3P3OUT load current	0		10	mA

(1) All  $V_M$  pins must be connected to the same supply voltage.

## ELECTRICAL CHARACTERISTICS


$T_A = 25^\circ\text{C}$ , over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>Power Supplies</b>						
$I_{VM}$	$V_M = 24 \text{ V}$ , $f_{PWM} < 50 \text{ kHz}$	1	5		mA	
$I_{VMQ}$	$V_M = 24 \text{ V}$	500	800		$\mu\text{A}$	
$V_{UVLO}$	$V_M$ rising	6.3	8		V	
<b>V3P3OUT Regulator</b>						
$V_{3P3}$	$V_{3P3OUT}$ voltage	$I_{OUT} = 0$ to 10 mA	3.1	3.3	3.52	V
<b>Logic-Level Inputs</b>						
$V_{IL}$	Input low voltage		0.6	0.7	V	
$V_{IH}$	Input high voltage		2.2	5.25	V	
$V_{HYS}$	Input hysteresis	50	600		mV	
$I_{IL}$	$V_{IN} = 0$	-5	5		$\mu\text{A}$	
$I_{IH}$	$V_{IN} = 3.3 \text{ V}$		100		$\mu\text{A}$	
$R_{PD}$	Pulldown resistance		100		$\text{k}\Omega$	
<b>nFAULT and COMPO OutputS (Open-Drain Outputs)</b>						
$V_{OL}$	Output low voltage	$I_O = 5 \text{ mA}$		0.5	V	
$I_{OH}$	Output high leakage current	$V_O = 3.3 \text{ V}$		1	$\mu\text{A}$	
<b>Comparator</b>						
$V_{CM}$	Common-mode input-voltage range	0	5		V	
$V_{IO}$	Input offset voltage	-7	7		mV	
$I_{IB}$	Input bias current	-300	300		nA	
$t_R$	Response time	100-mV step with 10-mV overdrive		2	$\mu\text{s}$	
<b>H-Bridge FETs</b>						
$r_{ds(on)}$	High-side FET on-resistance	$V_M = 24 \text{ V}$ , $I_O = 1 \text{ A}$ , $T_J = 25^\circ\text{C}$	0.24		$\Omega$	
		$V_M = 24 \text{ V}$ , $I_O = 1 \text{ A}$ , $T_J = 85^\circ\text{C}$	0.29	0.39		
$r_{ds(on)}$	Low-side FET on-resistance	$V_M = 24 \text{ V}$ , $I_O = 1 \text{ A}$ , $T_J = 25^\circ\text{C}$	0.24		$\Omega$	
		$V_M = 24 \text{ V}$ , $I_O = 1 \text{ A}$ , $T_J = 85^\circ\text{C}$	0.29	0.39		
$I_{OFF}$	Off-state leakage current	-2	2		$\mu\text{A}$	
$t_{DEAD}$	Output dead time		90		ns	
<b>Protection Circuits</b>						
$I_{OCP}$	Overcurrent protection trip level	3			A	
$t_{OCP}$	Overcurrent protection deglitch time		5		$\mu\text{s}$	
$T_{TSD}$	Thermal shutdown temperature	150	160	180	$^\circ\text{C}$	


SWITCHING CHARACTERISTICS<sup>(1)</sup> $T_A = 25^\circ$ ,  $V_M = 24$  V,  $R_L = 20 \Omega$ 

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
1	$t_1$	Delay time, ENx high to OUTx high, INx = 1	130	330	ns
2	$t_2$	Delay time, ENx low to OUTx low, INx = 1	275	475	ns
3	$t_3$	Delay time, ENx high to OUTx low, INx = 0	100	300	ns
4	$t_4$	Delay time, ENx low to OUTx high, INx = 0	200	400	ns
5	$t_5$	Delay time, INx high to OUTx high	300	500	ns
6	$t_6$	Delay time, INx low to OUTx low	275	475	ns
7	$t_r$	Output rise time, resistive load to GND	30	150	ns
8	$t_f$	Output fall time, resistive load to GND	30	150	ns


(1) Not production tested




INx = 1, Resistive Load to GND



INx = 0, Resistive Load to VM



ENx = 1, Resistive Load to GND



T0543-01

Figure 1. DRV8313 Switching Characteristics

## FUNCTIONAL DESCRIPTION

### Output Stage

The DRV8313 contains three half-H-bridge drivers. The source terminals of the low-side FETs of all three half-H-bridges terminate at separate pins (GND1, GND2, and GND3) to allow the use of a low-side current-sense resistor on each output, if desired. The user may also connect all three together to a single low-side sense resistor, or may connect them directly to ground if there is no need for current sensing.

If using a low-side sense resistor, take care to ensure that the voltage on the GND1, GND2, or GND3 pin does not exceed  $\pm 500$  mV.

Note that there are multiple VM motor power-supply pins. Connect all VM pins together to the motor-supply voltage.

### Bridge Control

The INx input pins directly control the state (high or low) of the OUTx outputs; the ENx input pins enable or disable the OUTx driver. The following table shows the logic:


INx	ENx	OUTx
X	0	Z
0	1	L
1	1	H

### Charge Pump

Because the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to enhance the high-side FETs fully. The DRV8313 integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors for operation. See the block diagram and pin descriptions for details on these capacitors (value, connection, and so forth).

The charge pump shuts down when nSLEEP is active-low.




**Figure 2. DRV8313 Charge Pump**

## Comparator

The DRV8313 includes an uncommitted comparator, which can find use as a current-limit comparator or for other purposes.

The following diagram shows connections to use the comparator to sense current for implementing a current limit. Current from all three low-side FETs is sensed using a single low-side sense resistor. The voltage across the sense resistor is compared with a reference, and when the sensed voltage exceeds the reference, a current-limit condition is signaled to the controller. The V3P3OUT internal voltage regulator can be used to set the reference voltage of the comparator.



**Figure 3.** DRV8313 Comparator

## nRESET and nSLEEP Operation

The nRESET pin, when driven active-low, resets any faults. It also disables the output drivers while it is active. The device ignores all inputs while nRESET is active. Note that there is an internal power-up-reset circuit, so that driving nRESET at power up is not required.

Driving nSLEEP low puts the device into a low-power sleep state. Entering this state disables the output drivers, stops the gate-drive charge pump, resets all internal logic (including faults), and stops all internal clocks. In this state, the device ignores all inputs until nSLEEP returns inactive-high. When returning from sleep mode, some time (approximately 1 ms) must pass before the motor driver becomes fully operational. Note that the V3P3 regulator remains operational in sleep mode.

### Protection Circuits

The DRV8313 has full protection against undervoltage, overcurrent, and overtemperature events.

## OVERCURRENT PROTECTION (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP deglitch time, the device disables the channel experiencing the overcurrent and drives the nFAULT pin low. The driver remains off until either assertion of nRESET or the cycling of VM power.

Overcurrent conditions on both high- and low-side devices, that is, a short to ground, supply, or across the motor winding, all result in an overcurrent shutdown.

## THERMAL SHUTDOWN (TSD)

If the die temperature exceeds safe limits, the device disables all outputs and drives the nFAULT pin low. Once the die temperature has fallen to a safe level, operation automatically resumes.

## UNDERVOLTAGE LOCKOUT (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage-lockout threshold voltage, the device disables all outputs, resets internal logic, and drives the nFAULT pin low. Operation resumes when VM rises above the UVLO threshold.

## THERMAL INFORMATION

### Thermal Protection

The DRV8313 has thermal shutdown (TSD) as previously described. A die temperature in excess of approximately 150°C disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

### Power Dissipation

The power dissipated in the output FET resistance, or  $r_{DS(on)}$  dominates power dissipation in the DRV8313. A rough estimate of average power dissipation of each half-H-bridge when running a static load is:

$$P = r_{DS(on)} \times (I_{OUT})^2 \quad (1)$$

where P is the power dissipation of one H-bridge,  $r_{DS(on)}$  is the resistance of each FET, and  $I_{OUT}$  is equal to the average current drawn by the load. Note that at start-up and fault conditions, this current is much higher than normal running current; remember to take these peak currents and their duration into consideration.

The total device dissipation is the power dissipated in each of the three half-H-bridges added together.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that  $r_{DS(on)}$  increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.

### Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, add a number of vias to connect the thermal pad to the ground plane to accomplish this. On PCBs without internal planes, add copper area on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, use thermal vias to transfer the heat between the top and bottom layers.


For details about how to design the PCB, see TI Application Report [SLMA002](#), *PowerPAD Thermally Enhanced Package* and TI Application Brief [SLMA004](#), *PowerPAD Made Easy*, available at [www.ti.com](http://www.ti.com).

In general, providing more copper area allows the dissipation of more power.

## APPLICATION INFORMATION

### Output Configurations and Connections

The typical application for the DRV8313 is to drive a 3-phase brushless motor. In this application, the three outputs connect to the three motor leads, as shown in [Figure 4](#).



**Figure 4. Three-Phase Motor Connection**


The device achieves standard 120° (also called trapezoidal or block) commutation, using synchronous rectification, by following the states shown in [Table 1](#)

**Table 1. Three-Phase Motor Signals**

State	OUT1 (Phase U)			OUT2 (Phase V)			OUT3 (Phase W)		
	IN1	EN1	OUT1	IN2	EN2	OUT2	IN3	EN3	OUT3
1	X	0	Z	1 / PWM	1	H / PWM	0	1	L
2	1 / PWM	1	H / PWM	X	0	Z	0	1	L
3	1 / PWM	1	H / PWM	0	1	L	X	0	Z
4	X	0	Z	0	1	L	1 / PWM	1	H / PWM
5	0	1	L	X	0	Z	1 / PWM	1	H / PWM
6	0	1	L	1 / PWM	1	H / PWM	X	0	Z

One can implement asynchronous rectification by also applying the PWM signal to the enable inputs.

The DRV8313 can drive other loads, including dc brush motors and solenoids. For example, one could drive a dc brush motor in both directions, plus a single solenoid or unidirectional dc brush motor:



**Figure 5. Bidirectional Motor Plus Motor or Solenoid Connection**


The functions would be as shown in [Table 2](#).

**Table 2. Bidirectional Motor Plus Motor or Solenoid Signals**

Motor 1							Motor 2 or Solenoid			
Function	IN1	EN1	OUT1	IN2	EN2	OUT2	Function	IN3	EN3	OUT3
Off or coast	X	0	Z	X	X	X	On	1 / PWM	1	1
Off or coast	X	X	X	X	0	X	Off or slow decay	0	1	0
Forward	1 / PWM	1	1	0	1	0	Off or coast	X	0	X
Reverse	0	1	0	1 / PWM	1	1				
Brake or slow decay	0	1	0	0	1	0				
Brake or slow decay	1	1	1	1	1	1				

Applying a PWM signal to the appropriate INx pin(s) as shown in [Table 2](#) could implement PWM speed control.

Another possibility is controlling three different loads. Note that it is possible to return one side of the load either to the power supply (VM) or to ground.



**Figure 6. Three Independent Load Connections**

**Table 3. Three Independent Load Signals**

Motor or Solenoid 1				Motor or Solenoid 2				Motor or Solenoid 3			
Function	IN1	EN1	OUT1	Function	IN2	EN2	OUT2	Function	IN3	EN3	OUT3
On	1 / PWM	1	1	On	1 / PWM	1	1	On	1 / PWM	1	1
Off or slow decay	0	1	0	Off or slow decay	0	1	0	Off or slow decay	0	1	0
Off or coast	X	0	X	Off or coast	X	0	X	Off or coast	X	0	X

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8313PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8313	<b>Samples</b>
DRV8313PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8313	<b>Samples</b>
DRV8313RHH	ACTIVE	VQFN	RHH	36	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8313	<b>Samples</b>
DRV8313RHRR	ACTIVE	VQFN	RHH	36	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8313	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.**OBsolete:** TI has discontinued the production of the device.(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.**TBD:** The Pb-Free/Green conversion plan has not been defined.**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

16-Dec-2016


---

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8313PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DRV8313RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8313PWPR	HTSSOP	PWP	28	2000	367.0	367.0	38.0
DRV8313RHHR	VQFN	RHH	36	2500	367.0	367.0	38.0

## MECHANICAL DATA

RHH (S-PVQFN-N36)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-220.

## THERMAL PAD MECHANICAL DATA

RHH (S-PVQFN-N36)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206362-5/M 11/13

NOTE: All linear dimensions are in millimeters

# LAND PATTERN DATA

RHH (S-PVQFN-N36)

PLASTIC QUAD FLATPACK NO-LEAD




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.

## MECHANICAL DATA

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-6/l 05/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA

PWP (R-PDSO-G28)


PowerPAD™ SMALL PLASTIC OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-38/AO 01/16

NOTE: A. All linear dimensions are in millimeters


B Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

# LAND PATTERN DATA

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
  - E. For specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil design guidelines.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有暗示或显示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及在其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

产品	应用
数字音频 <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信 <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件 <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边 <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器 <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子 <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品 <a href="http://www.dlp.com">www.dlp.com</a>	能源 <a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器 <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用 <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器 <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子 <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口 <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用 <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑 <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子 <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理 <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像 <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU) <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>	
RFID 系统 <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>	
OMAP 应用处理器 <a href="http://www.ti.com/omap">www.ti.com/omap</a>	
无线连通性 <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>