HOP: Hardware makes Obfuscation Practical


Kartik Nayak

With Christopher W. Fletcher, Ling Ren, Nishanth Chandran, Satya Lokam, Elaine Shi and Vipul Goyal













1 MB

Compression



1 KB

Used by everyone, perhaps license it

No one should "learn" the algorithm - VBB Obfuscation

Another scenario: Release patches without disclosing vulnerabilities

Known Results

Heuristic approaches to obfuscation [KKNVT'15, SK'11, ZZP'04]

```
#include<stdio.h> #include<string.h> main(){char*0,1[999]=
"'`acgo\177~|xp .-\OR^8)NJ6%K4O+A2M(*OID57$3G1FBL";while(0=
fgets(1+45,954,stdin)){*l=0[strlen(0)[0-1]=0,strspn(0,1+11)];
while(*0)switch((*l&&isalnum(*0))-!*l){case-1:{char*I=(0+=
strspn(0,1+12)+1)-2,0=34;while(*I&3&&(0=(0-16<<1)+*I---'-')<80);
putchar(0&93?*I&8||!( I=memchr( 1 , 0 , 44 ) ) ?'?':I-1+47:32);
break;case 1: ;}*l=(*O&31)[1-15+(*O>61)*32];while(putchar(45+*l%2),
(*l=*l+32>>1)>35);case 0:putchar((++0,32));}putchar(10);}}
```

Impossible to achieve program obfuscation in general [BGIRSVY'01]

Approaches

Cryptography

- 1. Indistinguishability Obfuscation [BGIRSVY'01, GGHRSW'13]
- Not strong enough in practice
- Non standard assumptions
- Inefficient [AHKM'14]
- 2. Using Trusted Hardware Tokens [GISVW'10, DMMN'11, CKZ'13]
- Boolean circuits
- Inefficient (FHE, NIZKs)

Secure Processors

- 1. Intel SGX, AEGIS, XOM [SCGDD'03, LTMLBMH'00]
- Reveal access patterns
- Obfuscation against s/w only adversaries
- 2. Ascend, GhostRider [FDD'12, LHMHTS'15]
- Assume public programs

Key Contributions



Efficient obfuscation of RAM programs using stateless trusted hardware token



Design and implement hardware system called HOP using stateful tokens



5x-238x better than Scheme Optimizations

8x-76x slower than an insecure system

Using Trusted Hardware Token

Sender (honest)

Receiver (malicious)
















Stateful Token

Maintain state between invocations

Authenticate memory Run for a fixed time T





A scheme with stateless tokens is more challenging


Advantage: Enables context switching

Given a scheme with stateless tokens, using stateful tokens can be viewed as an optimization

Stateless Token

Does not maintain state between invocations

Authenticated Encryption



Stateless Token - Rewinding


Time 0: load a5, 0(s0)

Time 1: add a5, a4 a5

Rewind!

Time 0: load a5, 0(s0)

Time 1: add a5, a4 a5



load a5, 0(s0) add a5, a4, a5 add a5, a5, a5

Oblivious RAMs are generally not secure against rewinding adversaries

A Rewinding Attack!

Access Pattern: 3, 3

T = 0: leaf 4, reassigned 2


T = 1: leaf $\mathbf{2}$, reassigned ...

Rewind!

T = 0: leaf 4, reassigned 7

T = 1: leaf 7, reassigned ...

Access Pattern: 3, 4



Time 0: leaf 4, reassigned ...

Time 1: leaf $\mathbf{1}$, reassigned ...


Rewind!


Time 0: leaf 4, reassigned ...

Time 1: leaf $\mathbf{1}$, reassigned ...

For rewinding attacks, ORAM uses PRF_K(program digest, input digest)

Stateless Token – Rewinding on inputs





For rewinding on inputs, adversary commits input digest during initialization

Main Theorem: Informal

Our scheme UC realizes the ideal functionality in the F_{token}-hybrid model assuming

- ORAM satisfies obliviousness
- sstore adopts a semantically secure encryption scheme and a collision resistant Merkle hash tree scheme and
- Assuming the security of PRFs

Proof in the paper.



Efficient obfuscation of RAM programs using *stateless* trusted hardware token



Next: Scheme Optimizations

- 1. Interleaving arithmetic and memory instructions
 - 2. Using a scratchpad



Design and implement hardware system called HOP

Optimizations to the Scheme – 1. A^NM Scheduling

Types of instructions – Arithmetic and Memory

1 cycle ~3000 cycles

Memory accesses visible to the adversary

Naïve schedule: AMAMAM ...

12000 extra cycles

```
M
1170: load
             a5,0(a0)
1174: addi
             a4,sp,64
1178: addi
            a0,a0,4
             a5,a5,0x2
117c: slli
                         AM
             a5,a4,a5
1180: add
1184: load
            a4,-64(a5)
                          M
1188: addi
             a4,a4,1
             a3,a0,1170
118c: bne
```

Histogram – main loop

Optimizations to the Scheme – 1. A^NM Scheduling

Types of instructions – Arithmetic and Memory

1 cycle ~3000 cycles

Memory accesses visible to the adversary

Naïve schedule:

AMAMAM...

12000 extra cycles

1170: load	a5,0(a0)	M
1174: addi	a4,sp,64	Α
1178: addi	a0,a0,4	Α
117c: slli	a5,a5,0x2	Α
1180: add	a5,a4,a5	Α
1184: load	a4,-64(a5)	M
1188: addi	a4,a4,1	AA
118c: bne	a3,a0,1170	Α

What if a memory access is performed after "few" arithmetic instructions?


> A⁴M schedule: 2 extra cycles

Histogram – main loop

Optimizations to the Scheme - 1. A^NM Scheduling

Ideally, N should be program independent

N=*Memory Access Latency | Arithmetic Access Latency* = 3000/1



6006 cycles of actual work

< 6000 cycles of dummy work

Amount of dummy work < 50% of the total work

Our schedule incurs ≤ 2x- overhead relative to best schedule with no dummy work

Optimizations to the Scheme – 2. Using a Scratchpac


```
Program
void bwt-rle(char *a) {
  bwt(a, LEN);
  rle(a, LEN);
void main() {
  char *inp = readInput();
  for (i=0; i < len(inp); i+=LEN)
     len = bwt-rle(inp + i);
```

Why does a scratchpad help?

Memory accesses served by scratchpad


Why not use regular hardware caches?

Cache hit/miss reveals information as they are program independent



For efficiency, use stateful tokens

Slowdown Relative to Insecure Schemes



Slowdown to Insecure 8x-76x

Conclusion

We are the first to design and prototype a secure processor with a matching cryptographically sound formal abstraction in the UC framework

Thank You! kartik@cs.umd.edu