


**→** FPGA

Flash/DDR

Connector


Others


Design	Name ZYNQ-CORE			
Size A4	Page Name 01_Block Diagram			Rev 1.0
Date:	Monday, March 04, 2024 Sheet 1	of	11	








Design	Design Name ZYNQ-CORE								
Size A4	Page Name (	)2_FPGA	Bank	0			Rev 1.0		
Date:	Monday, March 04,	2024	Sheet	2	of	11			
















Zynq7010/7020















Zynq7010/7020








Design	Name	ZYNQ-	-CORE				
ize	Page Name						Rev
A4		09	_eMMC				1.0
)ate:	Monday, March	1 04, 2024	Sheet	8	of	11	·





<b>辛</b>						<u> </u>	<u> </u>
		He	eader_	2X50_	0.8mm		
FPGA_TCK <<	FPGA_TCK	99	99	100	100	FPGA_TMS	→>> FPGA TMS
FPGA_TCK	FPGA_TDO	97	97	98	98	FPGA_TDI	FPGA_TMS
PS MIO8	PS_MIO8	95	95	96	96	PS_MIO9	S PS MIO9
PS MIO13	PS_MIO13	93	93	94	94	PS_MIO11 PS_MIO7	PS MIO11
PS_MIO10 <<	PS_MIO10 UART1 RXD	91 89	91	92	92 90	PS_MIO12	S PS MIO7
UART1 RXD∜	UART1_RXD	87	89	90	88	SD D3	—SSPS_MIO12
UART1_TXD>>	XADC V P	85	87	88	86	SD D2	—≫ SD D3
XADC_V_P <<-	XADC_V_N	83	85	86	84	SD D1	SD_D2
XADC V N K	QSPI D2	81	83	84	82	SD D0	>>> SD_D1
QSPI_D2	QSPI D3	79	81	82	80	SD CLK	—>>> SD_D0
QSPĪ_D3XX		77	79	80	78	SD CMD	──>>> SD_CLK
	OTG DATA3	75	77	78	76		─>>> SD_CMD
OTG_DATA3 <	OTG DATA6	73	75	76	74	OTG DATA5	SS
OTG_DATA6	OTG_CLK	71	73	74	72	OTG_DATA2	OTG_DATA5
OTG_CLK SS	OTG_DIR	69	71	72	70	OTG_DATA0	OTG_DATA2
OTG_DIR STP	OTG_STP	67	69 67	70 68	68	OTG_DATA1	OTG_DATA0
010_011 22	OTG_NXT	65	65	66	66	OTG_DATA4	OTG_DATA1
OTG_NXT <<		63	63	64	64	OTG_DATA7	OTG_DATA4 OTG_DATA7
B35 L21 P>>		61	61	62	62		// OIG_DAIA
B35 L21 N		59	59	60	60		≪B35 L23 P
B35 L22 P		57	57	58	58		₩ B35 L23 N
B35 L22 N \$		55	55	56	56		₩ B35 L20 P
B35 L24 P \$>		53 51	53	54	54		₩ B35 L20 N
B35_L6_P 🛠		49	51	52	52 50		
B35 L6 N <<		49	49	50	48		——< B35_L11_N
B35 L5 P <<		45	47	48	46		B35 IO25
B35_L5_N <<		43	45	46	44		—≫ B35_ïO0
B35_L16_P >>		41	43	44	42		─ <b>◯</b> B35_L19_P
B35_L16_N >>		39	41	42	40	RGMII RXD3	── <b>S</b> B35_L19_N
B35_L8_P		37	39	40	38	RGMII RXD2	B35_L13_P
200_20_11 \$\$		35	37	38	36	RGMII_RXD1	B35_L13_N
DOO_FO_M ZZ		33	35	36	34	RGMII_RXD0	→ B35_L2_N
B35_L9_P		31	33 31	34 32	32	RGMII_RXCTL	→ B35_L2_P
B35_L7_P B35_L7_N		29	29	32	30	RGMII_TXD0	B35_L3_P B35_L3_N
B35 L14 N	HDMI_CLK_N	27	27	28	28	RGMII_RXC	B35_L12_P
B35 L14 P	HDMI_CLK_P	25	25	26	26	RGMII_TXCTL	B35 L12 N
B35 L18 N	HDMI_D0_N	23	23	24	24	RGMII_TXC	B35_L1_N
B35_L18_P >>	HDMI_D0_P	21	21	22	22	RGMII_TXD1	→ B35 L1 P
B35_L10_N(	HDMI_D1_N HDMI_D1_P	19	19	20	20	RGMII_TXD2 RGMII_TXD3	→>> B35 L4 P
B35 L10 PX	HDMI D2 N	17 15	17	18	18 16	PHY MDIO	→>> B35 L4 N
B35_L17_N >>	HDMI D2 P	13	15	16	14	PHY MDC	₩ B35_L15_P
B35_L17_P >>-	TIDIVII_DZ_F	11	13	14	12	FITT_WIDC	—<⟨`B35_L15_N
- '' [	PHY1 MDI1 N	9	11	12	10	PHY1 MDI3 N	I
PHY1_MDI1_N <<	PHY1 MDI1 P	7	9	10	8	PHY1 MDI3 P	——>>> PHY1_MDI3_N
PHY1_MDI1_P <>-	PHY1 MDI0 N	5	7	8	6	PHY1 MDI2 N	PHY1_MDI3_P
PHY1_MDI0_N	PHY1_MDI0_P	3	5	6	4	PHY1_MDI2_P	PHY1_MDI2_N
PHY1_MDI0_P	PHY1_AD0/LED	0 1	3	4	2	PHY1_AD1/LED1	PHY1_MDI2_P
PHY1_AD0/LED\$			1	2		_	PHY1_AD1/LED1
			)	(3			

Design	ZYNQ-CORE	
Size A3	Page Name 12_CONNECTOR	Rev 1.0
Date:	Monday, March 04, 2024 Sheet 10 of	11

