









Design Name		
ZYNQ-CORE		
Size	Page Name	Rev
A4	02_FPGA Bank0	1.0
Date:	Monday, March 04, 2024	Sheet 2 of 11







Design Name		
ZYNQ-CORE		
Size	Page Name	Rev
A4	03 FPGA Bank34,Bank35	1.0
Date:	Monday, March 04, 2024	Sheet 3 of 11



Design Name			
ZYNQ-CORE			
Size	Page Name	Rev	
A4	04 FPGA Bank500,Bank501	1.0	
Date:	Monday, March 04, 2024	Sheet	4 of 11



Zynq7010/7020






D

C

B

A








$$V_{out}=0.6 \cdot R1/R2+0.6$$

1.0V POWER@2A




1.35V POWER@2A

1.8V POWER@2A

3.3V POWER@2A



Power On Sequence:
1.0V -> 1.8V -> 1.35V -> 3.3V -> VCCIO



Design Name			
ZYNQ-CORE			
Size	Page Name		Rev
A4	10_POWER		1.0
Date:	Monday, March 04, 2024		Sheet 9 of 11

