

Overcoming the Gap Between Compute and Memory Bandwidth in Modern GPUs

Lingqi Zhang¹, Mohamed Wahib², Toshio Endo¹, Satoshi Matsuoka^{2,1}
1. Tokyo Institute of Technology, Japan 2. RIKEN Center for Computational Science, Japan

OBSERVATIONS EASIER DEVICE SATURATION Data Center GPUs × Workstation V100-SMX 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021

Figure 1: The percentage of performance STREAM kernel achieved with low occupancy (256 threads, ILP=4, 8 Byte per memory access).

LARGER ON-CHIP RESOURCES Scratchpad memory as an example:




Figure 2: The capacity trend of scratchpad memory.





Figure 3: The overhead of device-wide synchronization (grid synchronization as explicit device-wide synchronization; kernel launch as implicit devicewide synchronization in the latest GPUs).



STRATEGIES Minimal Parallelism **Combine Time Steps** Orchestrating parallelism. Reducing/Eliminating memory traffic. Little's Law (Hardware) Roofline Operation Intensity; Concurrency; Number of works; Latency; Throughput; Number of bytes of memory traffic; Parallelisms (Software) **Additional Parameters** Parallelism of a program; Combined time steps; Percentage of memory traffic re-ILPInstruction Level Parallelism; TLPThread Level Parallelism (thread per duced in between time steps; Stream Multiprocessor); $I = \frac{W \times t}{Q + (t - 1) \times (1 - \mathbb{R}) \times Q}$ minimize $\mathbb{PAR}(TLP, ILP)$ Increasing combined time steps t and per-TLP, ILP

cent of memory traffic cached $\mathbb R$ to increase Operation Intensity I. As such, the memory-bound kernel becomes closer to compute-bound.

The kernel becomes temporal blocking if $\mathbb{R}=1.$



[1] L. Zhang, M. Wahib, P. Chen, J. Meng, X. Wang, T. Endo, and S. Matsuoka. Perks: A locality-optimized execution model for iterative memory-bound gpu applications. In Proceedings of the 37th International Conference or Supercomputing, ICS '23, page 167–179, New York, NY, USA, 2023. Association for Computing Machinery.

 $\mathbb{P}\mathbb{A}\mathbb{R} \geq \mathbb{C}$

 $\mathbb{PAR} = TLP \times ILP$

 $\mathbb{C} = \mathbb{L} \times \mathbb{THR}$

subject to

- [2] L. Zhang, M. Wahib, P. Chen, J. Meng, X. Wang, T. Endo, and S. Matsuoka. Revisiting temporal blocking stencil optimizations. In Proceedings of the 37th International Conference on Supercomputing, ICS '23, page 251–263, New York, NY, USA, 2023. Association for Computing Machinery.
- [3] L. Zhang, M. Wahib, H. Zhang, and S. Matsuoka. A study of single and multi-device synchronization methods in nvidia gpus. In 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pages 483–493,

