
Chapter 3 Examples. Example 3-1 Example 3-2 Implementation with NAND Gate Example 3-3 Implementation 18th NOR Gates 0



Example 3-6 6-to-64-kne Decoder 8-2-input ANDS. 2-input (4. 2-input AM) ANDS 4-2-input to-4 time decoder 8 2-input ANDS 3-8 Kne deceder 1 V6 to 64 kma skeeder Example 3-9 20 0 (Sum) 中中中市 5 X 6 3 9 (Cerry) 4 3 1

		adder Bit	at son of binary
X _	Sz Dual		
3 -	51 8-to-1		
2 -	So MUX		
0 -	10.0		
1	10, (		
0	11.0		
1	I (, 1		
h	12.0		
0	I <sub>2</sub> .(	<b>-</b> S	
	13.0 Yo	- 0	
1 -	14.0		
0-	I <sub>4.1</sub>		
0 -	I 5.0		
1	I5.1		
0	I 6.0		
1	I6.1		
-	17.0		
1	17.1		
Cample 3	-16 Alternative	multaplexez	
examp	10 1000		
χ.	- S, Dual ]		
Y	50 4-to-1 Mux		
	MUX		
0	- Zo,o - Zo,i		
Z	-II.0 Yo -S		
2	-I1.0 Y <sub>0</sub> -S -I1.1 Y <sub>1</sub> -C		
2	712.0		
	1211		
CONTRACTOR OF THE PARTY OF THE	7		

Eunekon Example 3-17 Multiplexer Implementation of 4-variable 8×1MW

Example 3-19 Unsigned Binary Subtraction by 25 complement subtract 01100100 - 10010110 borrowed Borrows into 100111100 Minueral 0 1100100 5ub - 10010110 Ins Result 11001110 28 100000000 - Instal result - 11001110 Fraul Result -00110010 Example 3-21 + 6 00000110 -6 11111010 +6 00000110 -6 +13 00001101 +13 00001101 -13 11110011 -13 +19 00010011 +7 00000111 -7 1111001 -19 11111010 7 1110611 Example 3-22 signed binary rub using 2's complement -6 11111010 11111610 +6 00000110 - (-(3) - 11110011 + 00001101 - (-13) -11110011 00000111 +19 00000110 + 00001101 00010011