HW #11 Summary of Chapter 12.

## 12-1 Memory Hierrachy

The cache are the lowest level of the hierarchy, it small but fast. The next level is the main memory, it serves cou instruction (mainly). Then, the top level is the hard detirended districted when instructions are or operand feet feet tetch are not found in main memory.

12-2 Locality of Reference

In order to achieving the opposition appearance of a large, fast memory, we need to deal with the foundation of this > assumption: locality of reference. -> The time relative time their operands and instructions are accessed and the colocations of them in the

In the processing of accessing instructions and operands, temporal and Sportful localities are occurred often. Those presence of the significant temporal and sportful localities leader us to the design of cuches and virtual memory.

and vertual memory.

For CPU, the instruction their was feet fetched once will tend to be used again will be in the cache for foster access. The cache also fetch nearby instructions into its SRAM for faster access, Buterous super out one was out of the many and make

A similar relationship is built between main memory and the hard drive in order to reduce the access to the main memory and Improve system speed: the virtural memory. Words are read from and written to the drive on in blocks referred to as pages. The virtual memory is an automotic arrangement that feetch the pages which Confuen instruction to the memory main memory

12-3° cache Memory

The cache control places the most on the bus to the CPU, complete the fectch operation. Cache hit is memory was two is fetched. Cache miss is when a tag is not miss matched. More cache hit to good probable makes cache effective.

Direct mapping is only one specific location in cache can Contain the word from a particular moin memory location. To avoid the propries of diect mapping, the fully associative mapping is introduced. The fully associative mapping provides maximum flexibility and good performance but it also has cost and performance issues.

The set - associative mapping is a combinationed better solution their associative mapping.

It is also possible to extend the depth of the memory hierarchy by adding additional carthe levels of the cache. The often used method is 2 level cache. The design of 2 level cache is more complex that a single level cuche

12-4

Virtual memory is the answer for worsto the guest of pursuing faster and large memory. The connection is made between the hard drive and main memory. The hard drive provides most of the virtual address space and later those addresses are translated into play physical addresses when we permit the software to map the virtual addresses. The virtual addresses are divided as pages, and fectches into main memory as needed.

The memory management unit provides a special hardware Called translation lookastele Buffer (72B) to boost the performance of the virtual memory translation process.