Summary of chapter 10 HW #10

10 - Pepelsned Datosporth

By breaking up the delay parth with register, the pipekned Data parth reduced the total clack period and increased the dock

However, the term "pipelme" aloes not provide the best analogy for the corresponding datapath structure. Be The production

the is a better analogy

we compare the propertied and nonpropertied as can much in single station and mult-stations. The single station car wash frequency is the inverse of the latency time, the mult-station car wash the frequency is three times the inverse of loctoncy time. Thus, the processing rate of pipelined dectepoth with n stages is n times

the monpipelined destapanth.

The data in pipeline is of in discrete steps rather than Continuous. The time provided for each stage is same, registers are placed beta between stages.

The registers provide temporary Atostorage for as projetimed

glate platforms.

10-2. Pipelined Control

we need an instruction for the pipelined dataparth as data pass through each stage. We add additional registers serve to pass along the instruction information, just like the order sheet pass through in the car washer example.

There've from stages added here: the If stage, DOF. Ex, WB stages. The location of the pipelined platforms how balanced of the delays, so that the delays per stage are no

more their 1.0 ns.

10-3 Reduced instruction set computer The KISC is a reduced instruction set architecture The size of the programmer - accessable register file is amparaturely large in the RISC because if the local/stone instruction set archétecture. In real produces, it regusses more than one clock Cycle to exercite execute the stores and loads. A program Counter is also provided in addition of the register file. The only operations their can access memory are Local and Store A significent number of immediate instructions help to reduce derter memory accesses and speed up execution when constant are employed. indirecter, immediate and relative, the mode is specified by the operation coole. The RISC have software and hardware two solutions to deal with data harrows: Data-harard stall and data forwarding. 10-4 The complex instruction set CISC are the complex instruction Set to implement using a single cycle computer as or a single perso through properine.

The micro programmed control is choosen to work with the multiple instruction here, the develop and operation of the microgragion is characteristized as CISC ISA. The modifications of RISC ISA are: new format of branch instruction, register partition, adoling condition code. To support the modifications of ISA, data path abovers to days and the Control unit are also rejurred to make several changes.

the following methods are used to for advanced Courtesign: multiple unit organized as a pipeline parallel structure, superspilmes and supersonate supersonate architecture.

with the kinitation of one instruction per clock circle in all of those methods, it is desirable desirable to maximize the dock rate by minimizing pipeline stage.

MIMD and symmetric on-chip core multiprocessors are developped for general purpose applications and digital media applications.