chapter 7 summary 7-1 Defentation of Memory Memory is a collection of cells apable of storing briany information. Information from an imput device is placed in memory so that it can be used in progress processing. Output information are placed in memory as well So it can be sent to output device. Computer: RAM (Random access memory)

RDM (Random access memory) ROM (Read-only memory) 7-2 Random-Acess Memory. for roundom memory, the access taking the Same time regardless of the location. In Contrast, serial memory takes different length of time to access memory in different locations. Browny informertson Stored in memory as word (group of bits) A group of 8 bits is called byte. The wire input cause binary data to be transferred into memory, the Read input cause benowy data to be transferred out of memory.

Write and Recol are the two operations that RAM Can

perform, write sent since transfer a new word to memory to

stone, Recol transfers a copy of stowed word out of memory. 7-3 SRAM Integrated Circust.

The static memory and circuit & consist of RAM chos and adeletion logic, The circuity is made up if decoders to make another select the word to be read or write.

# 7-4 Array of SRAM ICS

If the memory unit needed to larger their the Capacity of one chip, then the integrated-circuit RAM okips Can be Combined in an array to form the required size of memory.

An increas in the number of words requires the increasing of adoless length. An increase in the number of bits per word does not required we increase the length of adoless.

7-5 DRAM

The dynamic RAM provides high storage capacity at low cost, it is similar to SRAM in many wars but the electronice design of DRAM is more complicate their the PRAM.

7-6 DRAM types of DRAM are on the market now, they are based on the basic DRAM principle but too here they own unique way of memory access approach.

of DRAM arroys.

# Summary of chapter 12

#### 11 -1 Computer 1/0

The input and output device provide a way to Connect Computer apu with the outside environment.

All different kind of 1/0 devices need to correspond differently in order to interconnect with them, (verwith Computer).

11-2 Sample Peripherals

The three most used to peripherals are i keyboard,
Hard drive and the liquid to Crystal display screen.

A scan matrix is lying tonthe beneath to periodically scan all intersections in the matrix by manipulating the Control inputs of to a decoder and multiplexer.

The heural obriver stores information serially on a test non movable disk. Each platter of houral disher is magnetizable on one or both surface. One or more read headers on each surface.

Leach surface.

and write

The knowl constal so display screen is the primary output device that help us comunicate with our computers. The basic picture element of the screen is pixels which comes has sets of subpixels that correspond to the Red, Green and Blue those three basic colors. The molecules inside liquid colors in each pixels.

### 11-3 I/o interface

Interface units interface between the bus from Cpu and the property pheral devices. In addition to communiceating with the I/o devices, the copy of a computer must Communicate with the memory unit through an address and deda bus.

Two methods are used in order to communicate with 1/0 devices: memory-mapped 1/0 and the isolated 1/0 configuration.

#### 11-4 Serial Communication

The transfer of decta between two units maybe be parallel to serial. The parallel transmission is faster because signal knes operate parallel. The serial transmission is shower but there chapter and only need one conclust.

A half-duplex transmission system is capable of transmisting

in both diections but only one directron a time.

A full-duplex can send and received duta so simultaneously

from both direction.

The Serial transmission of data can be synchronous or asynchronous, synchronous signals are transmitted periodically, in contrast, the asynchronous transmission does not keep the clock frequency, and the synchronous the clock frequencies in each unit of are different.

11-5 Model from Modes of transfer.

The data transfer to and from peripherals are handled in the three ways:

1. Pata transfer under program control

2. Interrupt - instructed data transfer

3. Direct memory access transfer

when the system needs to decade which device to

Service first, priority interrupt occurs. A priority interrupt

System establishes a priority over the various interrupt sources

to determine which interrupt request to service

first when two or more are pending stoutaneously,

High speed devices are given high priority, low speed devices

the interrupt can be made hardware or software.

Polling is not required when the interrupt decision are made

by hardware and priority units.

by hardware priority unito.

The Dayry chesin method of establishing priority consists

The Dairy Chesn method of establishing priority consists to of a series connection of all devices their request an interrupt High priority devices are put in front of chain.

The parallel the hardware interrupt uses a register with bit to determine the priority. The position of bits in the register the affect the priority of olevices.

# 11-7 Direct Memory Access (OMA)

The DMA release the CPU from the I/O operation and let the devices manage memory bus directly. In this transfer technique, the DMA Controller access and control the memory temporary.

An address register, a word-count cenel a set of address knes are required for DMA controller celong with the assert usual circusts that communicate with I/O device and CPU.

DMA transfer is very useful in many applications.