
Host
External DDR
MLLM Accelerator
PCIE Interface
Chip Controller
Buffer Manager
DDR Interface
PLL
MCU (ARM M0)
Global Token Buffer (4MB)
Weight Buffer (4MB)
Network-on-Chip (NoC)
SPU #0
Softmax Unit (SMU)
Normalization Unit (NMU)
256KB Local Token Buffer
Dynamic Quantizer Unit (DQU)
Mixed-Precision Tensor Engine #0
Post-Processing Unit (Act. Function)
PE Line #0
PE Line #1
...
PE Line #31
Auxiliary Engine #0
Elementwise Processing Unit (EPU)
Data Movement Unit (DMU)
Local Token Buffer