

Report


1. Core to IO boundary:




2. Core Ring:




3. Post-Route setup time analysis:




4. Post-Route hold time analysis:




5. DRC result:




6. LVS result :




7. Post Layout simulation result:



8. Power result:



9. IR Drop Results:



我把Core Utilization 設為 0.7 且 Core 的長寬都設為100,並盡量把Core power pad 盡量放在每個edge的正中間,讓core裡每個點到Core power pad 的距離都不會太遠,而這樣實作之後最大值大概落在 0.25~mV 。