## 2022 Digital IC Design

Homework 4: Edge-Based Line Average interpolation

NAME		NOIR 4. Lugo 体恆霈	z-Dasca	Line 1	IVCIAE	ge interpolation	11
Student ID	) E	94081050					
Simulation Result							
Functional	D	Gate-level	D	Clock	26	Gate-level	51309 ns
simulation	Pass	simulation	Pass	width	26 ns	simulation time	
START!!! Simulation Start  START!!! Simulation Start  Congratulations!  Result image data are generated successfully!  The result is FASS!!!  Note: Sfinish : C:/IC_homework/hw4/testfixture.v(176) Time: S1298 ns Iteration: 0 Instance: /TB_ELA				# Congratulations!  # Result image data are generated successfully!  # The result is PASS!!!  #   # ** Note: \$finish : C:/IC_homework/hw4/testfixtu:  # Time: 51309705 ps Iteration: 0 Instance: /TB_I  # Break in Module TB_ELA at C:/IC_homework/hw4/testf:			
Synthesis Result							
Total logic elements				221			
Total memory bit				0			
Embedded	l multipl	ier 9-bit eleme	ent	0			
Flow Sun	nmary						
Flow Status Successful - Sun May 15 16:26:19 2022							
Quartus II	/ersion		3.0.1 Build 232 06/12/2013 SP 1 SJ Web Editio				
				ELA			
				ELA			
Family				Cydone II			
				EP2C70F896C8			
				inal			
				221 / 68,416 ( < 1 % )			
				03 / 68,416 ( < 1 %)			
				97 / 68,416 ( < 1 % )			
Total registers				97			
Total pins				39 / 622 ( 6 % )			
				0			
				) / 1,152,000 (0 %)			
				0 / 300 (0 %)			
Total PLLs			0 /	4(0%	•)		
Description of your design							

首先在存取資料方面,我先把所有灰階值的資料都存到目標記憶體裡,再利用右的取值方法讓我只需要讀取兩個值就可以重新計算出新的值(最右邊的上下名兩個值往左平移,再讀取左邊兩個新的值即可)。

而在計算方面,我利用五個暫存器(data[4:0])與data\_rd,來存當下所需要比較用組合電路算出所需的D1,D2,D3之值,最後再用一個連續的if來比較D1,D2,D3之大小與data\_wr。

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in  $\underline{ns}$ )