




RK3568_ABCDE (Power&Gnd)




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


UIB




UIC



UIE



RK3568 F (DDR PHY)




Note:
Except DDR3, other DQ sequence
can not be swapped

Caps should be placed under
the U1000 package


RK3568_G(OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




Default: 24MHz


Note:
FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven



Note:
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!



RK3568_I(VCCIO2 Domain)



Layout note:


Test point must be placed on the line, and no branch can be added




Note:

Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure, use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

RK3568_J(VCCIO3 Domain)




RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)**RK3568_V(USB2.0 HOST)****RK3568_W(PCIe3.0 x2)****Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_K(VCCIO4 Domain)

UIK



RK3568

Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

RGMII0+UART8

Note:

If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function


At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground


Note:

According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application



RK3568_N(VCCIO7 Domain)


UIIN



RK3568


Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

Default

RK3568_O(SARADC/OTP)

UIO



RK3568

Note:
Must be mounted



If there is no Key requirement two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.





SARADC_VIN1_HW_ID


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3568_P(MIPI_CSI_RX)



RK3568_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT651 YCbCr 422 8bit input
Support BT651 YCbCr 422 8bit input
Support BT1120 YCbCr 422 8bit input
Support BT1120 YCbCr 422 8bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7 ; D8-D15 <--> C0-C7
Swap On: D0-D7 <--> C0-C7 ; D8-D15 <--> Y0-Y7


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Default: 1.8V
Select the voltage according to the application




Note:
According to the actual choice of mounted Cannot be mounted at the same time

Note:
Camera MCLK can select the following clock:
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT


Attention to the voltage matching



GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMAC_XTDX0	----->	PHY_X_TDX0	GMAC_X_TDX0	----->	PHY_X_TDX0
GMAC_XTD1	----->	PHY_X_TDX1	GMAC_X_TDX1	----->	PHY_X_TDX1
GMAC_XTDX2	----->	PHY_X_TDX2	GMAC_X_TDX2	----->	PHY_X_TDX2
GMAC_XTXD3	----->	PHY_X_TDX3	GMAC_X_TDX3	----->	PHY_X_TDX3
GMAC_XTEN	----->	PHY_X_TXEN	GMAC_X_TXEN	----->	PHY_X_TXEN
GMAC_XTXCLK	----->	PHY_X_TXCLK	GMAC_X_TXCLK	----->	PHY_X_TXCLK
GMAC_RXDO	<----->	PHY_X_RXDO	GMAC_X_RXDO	<----->	PHY_X_RXDO
GMAC_RXD1	<----->	PHY_X_RXD1	GMAC_X_RXD1	<----->	PHY_X_RXD1
GMAC_RXD2	<----->	PHY_X_RXD2	GMAC_X_RXD2	<----->	PHY_X_RXD2
GMAC_RXD3	<----->	PHY_X_RXD3	GMAC_X_RXD3	<----->	PHY_X_RXD3
GMAC_RXDV	<----->	PHY_X_RXDV	GMAC_X_RXDV	<----->	PHY_X_RXDV
GMAC_RXCLK	<----->	PHY_X_RXCLK	GMAC_X_RXCLK	<----->	PHY_X_RXCLK
GMAC_RXER	<----->	PHY_X_RXER	GMAC_X_RXER	<----->	PHY_X_RXER
GMAC_MDC	----->	PHY_X_MDC	GMAC_X_MDC	----->	PHY_X_MDC
GMAC_MDO	----->	PHY_X_MDO	GMAC_X_MDO	----->	PHY_X_MDO
ETHX_REFCLKO_25M	----->	PHY_X_XTALIN	GMAC_X_MCLKINOUT	----->	PHY_X_XTALIN
GMAC_X_MCLKINOUT	----->	PHY_X_XTALIN	GMAC_X_MCLKINOUT	----->	PHY_X_XTALIN/REFCLK
GPIO	----->	PHY_X_RSTn	GPIO	----->	PHY_X_RSTn
GPIO	----->	PHY_X_INT/PMEB	GPIO	----->	PHY_X_INT/PMEB

RK3568_R(MIPI_DSI_TX0/LVDS_TX0)**RK3568_S(MIPI_DSI_TX1)****RK3568_T(eDP TX)**

Note:
 Caps of between dashed green lines and U1000
 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package


RK3568_Q(HDMI2.0 TX)

RK3568_L(VCCIO5 Domain)

A

VCCIO5 Domain

Operating Voltage=1.8V/3.3V



RK3568

AG6	GMAC1_INT/PMEB_GPIO2_D0
AD7	GMAC1_RSTn_GPIO2_D1
AC8	GMAC0_INT/PMEB_GPIO2_D2
AC7	GMAC0_RSTn_GPIO2_D3
AF5	PCIE30X2_CLKREQn_M1
AF6	PCIE30X2_WAKER_M1
AD6	PCIE30X2_PERSTn_M1
AH5	GPIO2_D7

AH4

AB8	
AE5	
AG4	LAN3_PERSTn_GPIO3_A3
AF4	LAN4_PERSTn_GPIO3_A4
AH3	GPIO3_A5


AG3

AH2	
AG2	

AG1	PWR_25G_GPIO3_B1
AF2	
AF1	I2C5_SCL_M0
AE1	I2C5_SDA_M0
AE2	
AE3	
AD4	
AD2	

AD1	PCIE20_PERSTn_M1_GPIO3_C1
AA7	UART5_TX_M1
AC4	UART5_RX_M1

AC3	UART7_RX_M1
AC2	UART7_RX_M1



R900,R901为2.2K不贴

Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

D

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package


RK3568_H(VCCIO1 Domain)

A

UIH

VCCIO1 Domain

Operating Voltage=1.8V/3.3V



RK3568

D18

E18

I2C3_SDA_M0

I2C3_SCL_M0

A19

B19

F18

A20

C20

B20



D20

E20

A21

B21

VCCIO1



Default 3.3V


Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!


C

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



1 2 3 4 5 6




U3B		A	
NC2	RFU1	A7	P14
NC8	RFU2	E5	P13
NC9	RFU3	E8	P12
NC10	RFU4	G3	P11
NC11	RFU5	G10	P9
NC12	RFU6	K6	P10
NC13	RFU7	K7	P8
NC14	RFU8	P10	P1
NC182	NC196	N14	NC183
NC181	NC195	N13	NC184
NC180	NC194	N12	NC185
NC179	NC193	N11	NC186
NC178	NC191	N10	NC187
NC23	NC190	N9	NC188
NC24	NC184	N8	NC189
NC25	NC182	N7	NC190
NC26	NC181	N6	NC191
NC27	NC180	N5	NC192
NC28	NC179	N4	NC193
NC29	NC178	N3	NC194
NC31	NC177	N2	NC195
NC35	NC176	N1	NC196
NC36	M14	M14	M14
NC37	NC168	M13	NC168
NC38	NC167	M12	NC167
NC39	NC165	M11	NC165
NC40	NC164	M10	NC164
NC41	NC163	M9	NC163
NC42	NC162	M8	NC162
D1	NC161	M7	NC161
D2	NC157	M3	NC157
D3	NC156	M2	NC156
D4	M1	M1	M1
D12	NC154	L14	NC154
D13	NC153	L13	NC153
D14	NC152	L12	NC152
D15	NC143	L3	NC143
D16	NC142	L2	NC142
D17	NC141	L1	NC141
E1	NC57	K14	NC57
E2	NC58	K13	NC58
E3	NC59	K12	NC59
E12	NC68	K3	NC68
E13	NC69	K2	NC69
E14	NC70	K1	NC70
F1	NC71	J14	NC71
F2	NC72	J13	NC72
F3	NC73	J12	NC73
F12	NC82	J3	NC82
F13	NC83	J2	NC83
F14	NC84	J1	NC84
G1	NC85	H14	NC85
G2	NC86	H13	NC86
G12	NC96	H12	NC96
G13	NC97	H3	NC97
G14	NC98	H2	NC98
		H1	NC99


KLMBG2JETD-B041

SDINBDA6-32G-X11

EMMC_B153_2L

1 2 3 4 5 6





1

2

3

4

5

6

7

8


A

A




B

B



C

C



D

D

USB2
U231-091N-4BLCC14-F5

1

2

3

4






5


6

7

8



HDMI 2.0 TX





If board target trace impedance is 50ohm
then $R = 475\text{ohm}$ providing an IREF of 2.32 mA . The output current (IOH) is $6 * \text{IREF}$.
 $6 \times 2.32 \times 50 = 696\text{mV}$

PI6C_S2	PI6C_S1	PI6C_S0	Spread %	Out Freq
0	0	0	-0.5	100MHz
0	0	1	-1.0	100MHz
0	1	0	-1.5	100MHz
0	1	1	No Spread	100MHz



Giga PHYO

And SDIO WIFI Option

GMAC0_TXD0 → GMAC0_TXDO
GMAC0_TXD1 → GMAC0_TXD1
GMAC0_TXD2 → GMAC0_TXD2
GMAC0_TXD3 → GMAC0_TXD3
GMAC0_TXEN → GMAC0_TXEN

GMAC0_TXCLK → GMAC0_RXCLK

GMAC0_RXD0 → GMAC0_RXD0
GMAC0_RXD1 → GMAC0_RXD1
GMAC0_RXD2 → GMAC0_RXD2
GMAC0_RXD3 → GMAC0_RXD3
GMAC0_RXDV_CRS → GMAC0_RXDV_CRS

GMAC0_RXCLK → GMAC0_RXCLK


ETH0_REFCLKO_25M → ETH0_REFCLKO_25M

GMAC0_MCLKINOUT → GMAC0_MCLKINOUT











GMAC0_MDC → GMAC0_MDC
GMAC0_MDO → GMAC0_MDO

GMAC0_RSTn_GPIO2_D3 → GMAC0_RSTn_GPIO2_D3

GMAC0_INT_PMEB_GPIO2_D2 → GMAC0_INT_PMEB_GPIO2_D2





GMAC0_MCLKINOUT
R117 1 2 100R 5% PHY_CLKOUT135
MAC <----- PHY
R118 120R 5% R0402
R119 1 2 10K 5% 3.3Vpp



High-tension area
Gap > 5mm
Low-tension area

RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V (default)	1'b0	2'b10



PHYRSTB is 3.3V IO

GMAC0_RXDO → GMAC0_RXDO
GMAC0_RXD1 → GMAC0_RXD1
GMAC0_RXD2 → GMAC0_RXD2
GMAC0_RXD3 → GMAC0_RXD3
GMAC0_RXDV_CRS → GMAC0_RXDV_CRS

GMAC0_RXCLK → GMAC0_RXCLK

GMAC0_RXDV_CRS → GMAC0_RXDV_CRS

Close to PHY

VCC_PHYO_IO Voltage Config
R119 2 1 4.7K 5% O VCC3V3_PHYO
R120 2 1 NC 5% R0402
R121 2 1 4.7K 5% R0402
R122 2 1 4.7K 5% R0402

PHY Address Config
R125 2 1 4.7K 5% O VCCIO_PHYO
R126 2 1 4.7K 5% R0402
R127 2 1 4.7K 5% R0402

Pull-up for additional 2ns delay to RXC for data latching
R130 2 1 4.7K 5% PHY_RXDO/RXD0Y
R131 2 1 NC 5% R0402

Pull-up for additional 2ns delay to TXC for data latching
R134 2 1 4.7K 5% PHY_RXD1/TXD0Y
R135 2 1 NC 5% R0402

Pull-up to disable PLL @ ALDPS mode(Low power mode)
R137 2 1 NC 5% PHY_RXD2/PULLOFF
R138 2 1 4.7K 5% O VCCIO_PHYO

Close to PIN28
VCC3V3_PHYO
R139 1 2 NC 5% R0402

Close to PIN11,40
VCC3V3_SYS
R140 1 2 OR 5% R0402

Close to PIN21
VCC3V3_PHYO
R141 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R142 1 2 22R 5% R0402

Close to PIN3,8,38
VCC3V3_PHYO
R143 1 2 22R 5% R0402

Close to PIN21
VCC3V3_PHYO
R144 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R145 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R146 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R147 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R148 1 2 22R 5% R0402

Close to PIN30
VCC3V3_PHYO
R149 1 2 22R 5% R0402

C245 DNP C0402

Close to PIN30
VCC3V3_PHYO
R150 1 2 22R 5% R0402

C246 DNP C0402

Close to PIN30
VCC3V3_PHYO
R151 1 2 22R 5% R0402

C247 DNP C0402

Close to PIN30
VCC3V3_PHYO
R152 1 2 22R 5% R0402

C248 DNP C0402

Close to PIN30
VCC3V3_PHYO
R153 1 2 22R 5% R0402

C249 DNP C0402

Close to PIN30
VCC3V3_PHYO
R154 1 2 22R 5% R0402

C250 DNP C0402

Close to PIN30
VCC3V3_PHYO
R155 1 2 22R 5% R0402

C251 DNP C0402

Close to PIN30
VCC3V3_PHYO
R156 1 2 22R 5% R0402

C252 DNP C0402

Close to PIN30
VCC3V3_PHYO
R157 1 2 22R 5% R0402

C253 DNP C0402

Close to PIN30
VCC3V3_PHYO
R158 1 2 22R 5% R0402

C254 DNP C0402

Close to PIN30
VCC3V3_PHYO
R159 1 2 22R 5% R0402

C255 DNP C0402

Close to PIN30
VCC3V3_PHYO
R160 1 2 22R 5% R0402

C256 DNP C0402

Close to PIN30
VCC3V3_PHYO
R161 1 2 22R 5% R0402

C257 DNP C0402

Close to PIN30
VCC3V3_PHYO
R162 1 2 22R 5% R0402

C258 DNP C0402

Close to PIN30
VCC3V3_PHYO
R163 1 2 22R 5% R0402

C259 DNP C0402

Close to PIN30
VCC3V3_PHYO
R164 1 2 22R 5% R0402

C260 DNP C0402

Close to PIN30
VCC3V3_PHYO
R165 1 2 22R 5% R0402

C261 DNP C0402

Close to PIN30
VCC3V3_PHYO
R166 1 2 22R 5% R0402

C262 DNP C0402

Close to PIN30
VCC3V3_PHYO
R167 1 2 22R 5% R0402

C263 DNP C0402

Close to PIN30
VCC3V3_PHYO
R168 1 2 22R 5% R0402

C264 DNP C0402

Close to PIN30
VCC3V3_PHYO
R169 1 2 22R 5% R0402

C265 DNP C0402

Close to PIN30
VCC3V3_PHYO
R170 1 2 22R 5% R0402

C266 DNP C0402

Close to PIN30
VCC3V3_PHYO
R171 1 2 22R 5% R0402

C267 DNP C0402

Close to PIN30
VCC3V3_PHYO
R172 1 2 22R 5% R0402

C268 DNP C0402

Close to PIN30
VCC3V3_PHYO
R173 1 2 22R 5% R0402

C269 DNP C0402

Close to PIN30
VCC3V3_PHYO
R174 1 2 22R 5% R0402

C270 DNP C0402

Close to PIN30
VCC3V3_PHYO
R175 1 2 22R 5% R0402

C271 DNP C0402

Close to PIN30
VCC3V3_PHYO
R176 1 2 22R 5% R0402

C272 DNP C0402

Close to PIN30
VCC3V3_PHYO
R177 1 2 22R 5% R0402

C273 DNP C0402

Close to PIN30
VCC3V3_PHYO
R178 1 2 22R 5% R0402

C274 DNP C0402

Close to PIN30
VCC3V3_PHYO
R179 1 2 22R 5% R0402

C275 DNP C0402

Close to PIN30
VCC3V3_PHYO
R180 1 2 22R 5% R0402

C276 DNP C0402

Close to PIN30
VCC3V3_PHYO
R181 1 2 22R 5% R0402

C277 DNP C0402

Close to PIN30
VCC3V3_PHYO
R182 1 2 22R 5% R0402

C278 DNP C0402

Close to PIN30
VCC3V3_PHYO
R183 1 2 22R 5% R0402

C279 DNP C0402

Close to PIN30
VCC3V3_PHYO
R184 1 2 22R 5% R0402

C280 DNP C0402

Close to PIN30
VCC3V3_PHYO
R185 1 2 22R 5% R0402

C281 DNP C0402

Close to PIN30
VCC3V3_PHYO
R186 1 2 22R 5% R0402

C282 DNP C0402

Close to PIN30
VCC3V3_PHYO
R187 1 2 22R 5% R0402

C283 DNP C0402

Close to PIN30
VCC3V3_PHYO
R188 1 2 22R 5% R0402

C284 DNP C0402

Close to PIN30
VCC3V3_PHYO
R189 1 2 22R 5% R0402

C285 DNP C0402

Close to PIN30
VCC3V3_PHYO
R190 1 2 22R 5% R0402

C286 DNP C0402

Close to PIN30
VCC3V3_PHYO
R191 1 2 22R 5% R0402

C287 DNP C0402

Close to PIN30
VCC3V3_PHYO
R192 1 2 22R 5% R0402

C288 DNP C0402

Close to PIN30
VCC3V3_PHYO
R193 1 2 22R 5% R0402

C289 DNP C0402

Close to PIN30
VCC3V3_PHYO
R194 1 2 22R 5% R0402

C290 DNP C0402

Close to PIN30
VCC3V3_PHYO
R195 1 2 22R 5% R0402

C291 DNP C0402

Close to PIN30
VCC3V3_PHYO
R196 1 2 22R 5% R0402

C292 DNP C0402

Close to PIN30
VCC3V3_PHYO
R197 1 2 22R 5% R0402

C293 DNP C0402

Close to PIN30
VCC3V3_PHYO
R198 1 2 22R 5% R0402

C294 DNP C0402

Close to PIN30
VCC3V3_PHYO
R199 1 2 22R 5% R0402

C295 DNP C0402

Close to PIN30
VCC3V3_PHYO
R200 1 2 22R 5% R0402

C296 DNP C0402

Close to PIN30
VCC3V3_PHYO
R201 1 2 22R 5% R0402

C297 DNP C0402

Close to PIN30
VCC3V3_PHYO
R202 1 2 22R 5% R0402

C298 DNP C0402


Close to PIN30
VCC3V3_PHYO
R203 1 2 22R 5% R0402




C299 DNP C0402

Close to PIN30
VCC3V3_PHYO
R204 1 2 22R 5% R0402


C300 DNP C0402

Giga PHY1






Title		
Size	Number	Revision
A3		
Date:	9-27-2024	Sheet of
File:	G:\硬件设备资料\..\25.Ethernet5-PCIE\3.DW\WIFI Doc	



PCIE30_RX0_P
 PCIE30_RX0_N
 PCIE30_TX0_P
 PCIE30_TX0_N
 PCIE30X2_REFCLK_P
 PCIE30X2_REFCLK_N
 PCIE20_WAKEn_M1
 PCIE20_CLKREQn_M1
 PCIE20_PERSTn_M1_GPIO3_C1

△ PCIE20_REFCLK_P <<
 PCIE20_REFCLK_N <<
 PCIE30_TX0_P <<
 PCIE30_TX0_N <<
 PCIE30_RX0_P <<
 PCIE30_RX0_N <<



△ PCIE20_WAKEn_M1
 PCIE20_CLKREQn_M1
 PCIE20_PERSTn_M1
 PCIE20_WAKEn_M1
 PCIE20_CLKREQn_M1
 PCIE20_PERSTn_M1
 PCIE20_WAKEn_M1
 PCIE20_CLKREQn_M1
 PCIE20_PERSTn_M1_GPIO3_C1

Title		
Size	Number	Revision
A3		
Date:	9-27-2024	Sheet of
File:	G:\硬件设备资料\m.2_nvme.SchDoc	Drawn By:

◀◀UART5_RX_M0
 ◀◀UART5_TX_M0
 ◀◀UART6_TX_M0
 ◀◀UART6_RX_M0
 ◀◀UART4_TX_M0
 ◀◀UART4_RX_M0

A

A

B





B

C

C

D

D



1 2 3 4 5 6

A

A

B


B

C

C

D

D



1 2 3 4 5 6

