MIDI Synthesizer

Engs 31 Final Project

Matthew Timofeev and Kevin Lin 06 June 2022

Abstract

A midi synthesizer was designed and implemented from ground-up on an FPGA in VHDL. The synthesizer consists of a MIDI keyboard signal receiver, a waveform generator which interfaces with a sine wave lookup table, a SPI transmitter, and a digital-to-analog converter for the waveform output. The synthesizer mimics a pipe organ and supports playing multiple notes on the keyboard.

Contents

| Abstrac | ct | 2 |
|---------|------------------------------------|----|
| Introdu | ction | 4 |
| Design | Solutions | 5 |
| Speci | ifications | 5 |
| Opera | ating Instructions | 5 |
| Theo | ry of Operation | 7 |
| Cons | truction and Debugging | 11 |
| Selecte | d Bugs Encountered (and Fixed) | 18 |
| Design | Evaluation | 20 |
| Conclus | sion, Recommendations | 21 |
| Acknov | wledgements | 22 |
| Referen | nces | 22 |
| Append | dices | 24 |
| I. S | System Level Diagrams | 24 |
| A. | Block Diagram | 24 |
| В. | Finite State Machines | 29 |
| II. | Memory Map—main registers and LUTs | 33 |
| III. | Math—Performed in Excel | 34 |
| IV. | Resource Utilization | 36 |
| V. | Warnings from synthesis | 36 |
| VI. | VHDL Code | 37 |

Introduction

In this project we designed a Music Synthesizer that generates the sound of a pipe organ from a keyboard using the Musical Instrument Digital Interface (MIDI) protocol. MIDI is a serial communication protocol that outputs a series of bits that convey status, velocity, and value information about a musical note on a digital instrument. We developed a MIDI receiver, pipe organ waveform generator, and SPI transmitter. The project was designed in Vivado and implemented on a Basys 3 FPGA.

Design Solutions

Specifications

The MIDI protocol sends bits serially at a bit rate of 31.25kbit/s. Data bytes are framed by a start bit ('o') and a stop bit ('1'), which differentiate between the three data bytes that makeup a MIDI message. The first byte is a status byte, which contains information on the note status (on/off) and the MIDI channel being used by the instrument. The second byte is a value byte, which indicates the current note pitch. The third byte is a velocity byte, which indicates the speed at which the note is pressed.

The hardware implementation uses the onboard 100MHz oscillator divided down to a 1MHz system clock.

Inputs

The synthesizer has a single input, the bitstream following the MIDI protocol being output from the digital instrument. Note values from C4 to C6.

Outputs

The synthesizer has three outputs. A chip select digital signal, a system clock signal, and a data bitstream that outputs at 1MHz and contains sound data in the form of a sine wave. In the hardware implementation, these signals are output to a Digilent PmodDA2 DAC, then a PmodAMP2 AMP which sends a voltage signal to a mono-speaker.

Operating Instructions

Ensure the circuit is wired according to the below tables and image. The Basys 3 should be programmed with the bitstream file and turned on. To operate, use channel 1 on the MIDI instrument and then input through the MIDI instrument according to the instrument's operation instructions.


Port Connections

| Port | Signal |
|-------|---------|
| JA1-6 | PmodADı |

| JB1-6 | PmodDA2 (cs, data, xx, clk, GND, 3.3v) |
|-------|--|
| | |

Chip Connections

| Output | Input |
|------------------|------------------|
| MIDI Instrument | PmodAD1 |
| PmodDA2 | Thayer Gain Chip |
| Thayer Gain Chip | PmodAMP2 |
| PmodAMP2 | Mono Speaker |




The usage setup is shown here. The FPGA is connected to the MIDI keyboard on the left using a custom port (MIDI signal on JA1). The data_valid port is on JB1, and the serial dac_data_out is on JB2 (right side of FPGA), which goes to the PMOD Da2 DAC. This then outputs to the amplifier, and finally the speaker. The user presses keys on the MIDI keyboard, including chords, and the sound is outputted by the speaker. The oscilloscope is hooked up for debugging purposes in this picture. For the purposes of this project, other

keyboard functions such as pitch bend are not implemented, and are treated as irrelevant signals since they do not contain the "note on" or "note off" status signals.

Theory of Operation

The Mathematics of Sound

All musical notes, harmonies, and timbres (textures of sound) can be created by superpositions of sine waves of varying frequencies and amplitudes, as seen in the Figure 1. Mathematically, a superposition is a simple sum of displacement values at every point in time. Thus, simple sine waves can combine to create complex waveforms, which can sound like various musical instruments like violins or organs, or sound like harmonies, like major and minor chords. A synthesizer exploits this principle of superposition of sine waves to create notes.



$$y(t) = \sum_{n=1}^{N} \sin(w_n * t)$$
 Figure 1. Image credit: Wikipedia

y(t) is the resultant displacement, and each w_n is the angular frequency of the component waves.

However, in practice, storing multiple sine waves of varying frequencies in memory is not necessary to achieve the rich variety of resulting waveforms. One well-sampled sine wave cycle (from 0 to 2pi radians, with enough points in between) is enough, since by skipping locations in time, the whole cycle can be traversed quicker—exactly the same as having a higher frequency cycle. With enough sample points, the resolution loss is minimal and not audible to the ear, which allows the synthesizer to save space in memory.

Using these two ideas, one arrives at a new formula for the output waveform.

$$y(t) = 1/N \sum_{n=1}^{N} wave_values[skiprate_n * t]$$

Where wave_values is an array of displacements, and $skiprate_n * t$ is the calculation for the index in the array, and N is the number of notes being played. Thus, the skiprate mimics the

angular frequency. The factor of 1/N is to scale the resulting waveform to the same amplitude as the individual notes.

Implementation

The synthesizer code is divided into components: a clock divider (from the 100MHz on the FPGA down to 1 MHz), a controller, a datapath which keeps a running register of note velocities (either 0 or not), a sine wave lookup table (a BROM named "blk_mem_gen_y"), a math component which calculates the waveform based on the note velocities and the BROM, and a SPI transmitter which sends serial data to the digital-to-analog converter (DAC).

MIDI Protocol

The synthesizer uses the bitstream generated according to the MIDI protocol from the digital instrument. MIDI protocol consists of asynchronous, SCI-like transmission of data at 32,150 bits per second, or one bit every 32 microseconds. MIDI protocol idles high (on 1). A signal consists of three sequential 10-bit data packets, each beginning with 0, and ending with 1. The 8 middle bits of the first packet contain 4 channel bits (which are ignored here) and 4 status bits—"1000" for "off", "1001" for "on". The second packet encodes which note is being played. The third packet encodes the velocity of the keypress. The time between the packets is not fixed, but always has signal "1" throughout. A sample signal is shown in figure 2.




Figure 2. TIMING DIAGRAM FOR MIDI NOTE ON

Image credit: Prof. Hansen

The three data bytes are parsed and the status, note value and note velocity are bit shifted into each corresponding register.

The controller idles in the get_status state, with statshift_en high. The status packet is sent by the keyboard first, and begins with a falling 1 to 0. When the controller detects this, it waits half a baud period before sampling the zero and letting the serial data be shifted into

the note_status register in the datapath. An internal counter keeps timing to the baud period, and another counter tracks the number of bits shifted in.

When 10 bits have been shifted, the datapath checks the note status, looking for either "x1001xxxxx" or "x1000xxxxx" in the status packet. Through combinational logic in the datapath error-checking logic, the signals "note_on", and "note_off" go high in each of the cases, respectively, and indicate to the controller when to shift in data. If the status packet does not contain the note on or off bits, then neither "note_on" nor "note_off" go high for the controller, and the controller clears the status data it has shifted in, returning back to the first get_status state.

If the data does concern a note, the controller then enters the velocity_shift state, enabling note value to be shifted into a shift register. Once this has finished, the note velocity is shifted in. (The controller waits for the packets to arrive). The note value is mapped to a memory location in the velocities register (locationmem = noteval -36). If note_on is high(note is pressed), the velocity is stored at that location in the velocities register. If the note_off is high (note is released), that location in the velocities register is reset to o. See datapath and controller block diagrams, FSM.

Waveform generation algorithm

Concurrently, the entire velocity register is continuously looped through by the math component and a calculation is performed to determine a 16 bit signed amplitude of the final waveform. The result is determined by obtaining the value of a specific time point in the period of a sine wave. To create the frequencies of different notes, we utilized different skip rates when counting through the points of the sine wave to simulate a shortened period and higher note frequency. See Appendix for calculation of skip rates.

The math component keeps a running noteaddress (from 0 to 24), which increments every other clock cycle. (Every other clock cycle to accommodate a delay from the sine wave lookup table). Each note's phase is stored in a phase_register, which is computed based on the global time (named "phasecount") multiplied the skiprate for the note. (See Theory above and Appendix). This phase is sent as raddr_val_port to the LUT, and the LUT returns the y value.

As the velocity register is looped through, if the velocity is non-zero, this y-value at the current phase in the wave is added to the running numerator. However, since this value obtained from the LUT is a signed number, performing simple addition would lead to positive number overflows caused by the MSB 1, even though the numbers should actually be negative. The resulting waveforms would be discontinuous and produce distorted noise. To solve this, the LUT values were shifted up by $\frac{1}{2}$ amplitude, thereby making the sine wave range from 0 to the amplitude, instead of -1/2 to 1/2 amplitude. By keeping numbers all

positive, the behavior is more predictable, and overflows can be easily corrected by allocating more bits to the running sum.

To handle multiple notes at once, the running sum must be divided by the number of notes played. A bitshift strength reduction division operation (multiply by mult_const, shift right by bitshifts) is performed on the result to keep a constant max amplitude, avoiding slower integer or floating point division. The number of bitshifts and the multiplicative constants are calculated in the appendix. Finally, an additional right bitshift is performed to ensure no overflows in the result, and a smooth waveform. Every time the math finishes running through the notes, the final result is updated, and new_data goes monopulse high for the SPI transmitter.


SPI Transmitter

When the SPI transmitter receives new_data high monopulse, it enters a load state and loads the result data from math into its shift register. It then enters the shift state. The SPI data_valid signal goes low and transmission begins. The parallel-input wave result is shifted left and the MSB is sent out in series by the SPI transmitter to the PmodDA2 DAC. When transmission ends, data_valid idles high at 1. The DAC converts the series in bits to an analog signal. The Thayer Gain Chip and PmodAMP2 then amplify the analog signal to output the voltage waveform to the mono speaker.

Construction and Debugging


Rather than testing all components of the synthesizer individually and painstakingly simulating all expected signals from one component to another, testing took a Russian-nesting-doll approach. The central component—the controller—was tested first. Once it worked as expected, the datapath was included in the testbench and hooked up to the controller to test the two together. Then, the math and LUT were included, and finally, the SPI transmitter.

Controller FSM




This test confirms that the FSM and sub-FSM are both operating correctly with the intended outputs to the datapath. The simulation starts with the FSM shifting the note value in and the sub-FSM in an idle state. Once midi_port starts transmitting and equal zero, it moves to the waithalf state where it waits half a baud period until TC goes high to move into the shift state. Once the 10 bits that represent the value have been shifted in, the valshift_en_port goes low and the velocity begins shifting in instead. After the FSM check state, the add_port and update_port go high as intended and then the reset_port goes high the following clock cycle.

Initially we had issues with ensuring that the FSM and sub-FSM worked in concert with one another. However, by testing on the testbench and simulating inputs from the midi_port we were able to confirm proper operation of both FSMs and outputs to the datapath.




Here we test if the controller validates messages properly and will skip a simulated bad signal. For the status byte we send "000000000" to the simulation. We see that neither the note_on_port nor the note_off_port go high. This causes the FSM to return to the reset state from the getstatus state when done goes high because the status signal was detected to be invalid.

Datapath




Here we test that the datapath can properly save a note. We expect that when add_port and update_port go high, the current velocity is loaded into the velocity register at the address location_mem. We can see that add_port and update_port go high twice in the simulation. The first time the ports go high, the location_mem is set to o. We can see that the velocity register(o) gets set to "oooo1001" as expected the first time through. The second time tat the add_port and update_ports go high, location_mem = 2 and we can see index 2 of the register being set to "oooo1001" as expected as well.




Here we test if the datapath delete note functionality works. We'd expect to see a value at address location_mem in the velocity register get reset to 0 when the output. By sending the "off" note status of "10001000" for note value "001010000", we simulate releasing the note at address 4 in the velocity register. As expected, we can see that update_port goes high and the value at address 4 gets set to 0 from "00001001".

Math




This simulation is to confirm that the yvalues in the yvalues_reg are being calculated properly from the yval_port and Sine LUT. We can already see that the yvalues are in the form of a sine wave as expected. From address 0 to 14, we can see that the frequency of the wave is increasing because those notes have higher skiprates and a frequency is being simulated. Additionally, address 12 has a period that is approximately ½ that of address 0.

This is expected because the frequencies of an octave (12 half-steps) should be in a ratio of 1:2.



The simulation above is for the phase_register which stores the value of the phase (input time) of each note's sine wave. The phase value goes to the Sine LUT to obtain the yvalues in the yvalue_reg. The phase values are calculated through (skiprates*phasecount). We expect that lower notes (lower addresses) will have longer period because they have lower skiprates. The expected behavior is being seen. Additionally, since address 12 should correspond to the note that is exactly 1 octave above address 0, we should see that there are two whole sine phases pass at address 12 for each phase at address 0. The expected behavior is seen.




Above is a full math cycle which sums across all 25 notes. The cycle begins when TCnotes goes high. The note address (noteaddr) is set to 0, the numerator and denominator are also set to 0. The velocities register (from datapath) however, has a nonzero velocity in address 0, so on the next rising clock edge, the denominator is incremented by 1, and the y_value from address 0 of the y_values register gets added to the numerator. The noteaddr increments to 1,

but the velocity of the note at velocities_reg(1) is 0, so nothing is added to the numerator and denominator. When noteaddr increments to 2, the velocity is once again nonzero ,so denominator is incremented, and the y_value from y_values(2) is added to the numerator. Additionally, the number of bitshifts, which was 0, now becomes 1 to scale for the higher numerator. Since all of the subsequent velocities for the notes are 0, the numerator and denominator are not updated further. When noteaddr reaches 24 (last note), TCnotes goes high, and the result becomes the strength-reduced numerator, while the numerator and denominator themselves are cleared, and the cycle repeats. Timing-wise, this occurs independently of any changes in the velocities register, which helps to simplify and modularize the overall design of the synthesizer.


SPI Transmitter

Whole Note Simulation



Shown above is a simulation for the waveform output, with two adjacent keys being played at once. The numerator's shaded appearance is due to its' constantly being recalculated when the math algorithm clears it, then adds to it the first and second notes' y_values. The result, since it only gets the finalized numerator (after all notes have been summed), is stable, and only depends on the actual notes waveforms' interference. A clear interference pattern is seen here—there is the average frequency of the two notes (rapid oscillation, or phase velocity), and the much slower oscillation in amplitude (the "beats" phenomenon caused by two notes with similar frequencies interfering). This slower oscillation is the group velocity. This behavior matches the expected results from physics.

Analog Wave



The analog waves were generated by reading in the analog signal coming out of the DAC through an oscilloscope. The first wave is when a G4 is being pressed on the MIDI keyboard. The second wave shows a G4 and G5 being pressed at the same time. Both waves have amplitudes that are equal even though the second wave is the result of the sum of 2 different values. This confirms that the strength reducing functionality is working properly because the amplitude would be both larger and variable otherwise. The time division for one outlined square on the oscilloscope is 2 ms, and the expected period of G4 is roughly 2.5 ms, so this matches the expectation.


SPI Transmitter



The SPI output data is shown here. Data_valid (DIO o) goes low when transmission begins, and the dac_data_out is sent out serially (DIO 1). When transmission ends, the data_valid goes back to 1. Transmission occurs every 50 clock cycles, so at a rate of 20 kHz, which is more than enough time to transmit all data.


Selected Bugs Encountered (and Fixed)

Shown here are selected bugs encountered during the design process. The first problem was in the controller, where the TC was not offset by ½ a baud period and went high twice as often as it should have, not responding to the prevTC signal, which serves to create the offset.



This was resolved by defining a new TCBaud signal which depended on both TC and prevTC.

Another problem was the generation of waveforms for the notes, where the y_values overflowed and created discontinuous waves for the component notes, as shown below.



This was resulting from the fact that the values from the LUT were signed, but they were

being summed like unsigned numbers . The issue was resolved by shifting the entire wave half an amplitude upward (changing the msb of the returned y values $1 \rightarrow 0$ and $0 \rightarrow 1$) before performing any kind of summation. This and dividing the final wave result by 2 (shifting right once) fixed overflow errors and generated smooth waves.

Design Evaluation

In our implementation we had two separate goals with different criteria to meet each. First, a minimum viable product (MVP). Second, a finished product.

The goal of the MVP was to have the product completed up to the point where the synthesizer had achieved the minimum possible amount of functionality as to where the product could still be considered a synthesizer. We decided that as long as the project was correctly reading in bits using the MIDI protocol and producing pitches after outputting a bitstream to an AMP and DAC it could be considered a MVP. To achieve an MVP, there were only 2 criteria that we were looking for.

- I. Pressing a note on the MIDI keyboard produced a pitch through the mono speaker
- II. Different notes on the MIDI keyboard produced different pitches

The fully flushed out project had many more criteria. A true synthesizer should not only be able to produce pitches but be able to act as a true musical instrument to meet a basic use case. These were the following criteria we evaluated for.

- I. The wave output from the DAC must be nearly a pure wave
- II. Up to 10 notes at once can be played for the 10 fingers of a user
- III. Pitches are true to the correct frequencies of the played notes
- IV. Releasing notes should stop those notes from being played
- V. Multiple notes should not increase the volume of the sound
- VI. Incorrectly formed MIDI notes should be ignored

In our final product we completed all six of the criteria we evaluated for.

Conclusion, Recommendations

In our final product we were able to fulfill all expectations and created a full fledged working music synthesizer. Given inputs following the MIDI protocol at 31.25kbit/s, our synthesizer can play up to 25 different notes and produce a sound wave for up to 10 notes concurrently. It takes our 1MHz clock 50 cycles to generate a single data point in our wave for all 25 notes. It generates a clean wave and ensures that the overall volume does not exceed a certain limit. Pitches are within __ of the true frequency value in equal temperament and releasing notes stops notes from being played.

We created a MIDI receiver and datapath that parsed through the input bits. We created a Math module that uses a Sine LUT and a register of hard-coded skip rates to generate notes of different frequencies from a single LUT. We created a system that divides down the total resulting amplitude based on the number of notes being played to ensure that the volume does not increase with each successive note. Lastly, we created an SPI transmitter that sends bits to a PmodDA2 DAC to translate our digital resultant wave into an analog signal capable of being output through a mono speaker.

Potential further work on this project would implement different volumes for the keys, and implement different instrumental timbres, such as strings and pianos, by using different wave lookup tables.

Acknowledgements

We would like to thank our Lab instructor Benjamin Livingston "Lifesaver" Dobbins and our Professor Geoffery Luke.

References

Sine LUT Generation

• https://canvas.dartmouth.edu/courses/51947/pages/direct-digital-synthesis-dds-updated

MIDI Data

• https://canvas.dartmouth.edu/courses/51947/pages/prof-hansens-guide-to-midi

PmodDA2 and PmodAD1 Timing

• https://canvas.dartmouth.edu/courses/51947/pages/21-spi-communication

Audio amplifier

• https://digilent.com/reference/pmod/pmodamp2/start

Digital to analog converter


• https://digilent.com/shop/pmod-da2-two-12-bit-d-a-outputs/

Appendices

I. System Level Diagrams


A. Block Diagram

High Level Block Diagram



See https://miro.com/app/board/uXjVOxIIgjo=/. The overall high level block diagram consists of two inputs. A 100MHz clock from the Basys 3, and a bitstream at 31.25kHz from the MIDI instrument. We have a top level synthesizer shell and six additional components. We have a clock divider that initially divides the 100MHz clock to a 1MHz one. The Datapath parses the inputted MIDI bitstream and confirms that the data is intact before storing note velocities in a note velocity register for the Math component. The Math component addresses through all the notes stored in the velocity register and uses the Sine Block Memory and internal skiprates register to calculate value of a sound wave. The resultant values are provided to the SPI transmitter which shifts the values out to the DAC.

Datapath




In the diagram above, all ports found on the left are input ports. Apart from <code>veladdr_port</code>, <code>midi_port</code>, and <code>clk_port</code>, other inputs are single bit inputs from the Controller FSM. Veladdr_port is a 5 bit address from the Math component, <code>midi_port</code> is a one bit data stream from the MIDI Instrument, and <code>clk_port</code> is the system clock generated by the Clock Generator.

Ports on the right are output ports. Apart from the *velocity_port*, all other outputs are single bit outputs to the Controller FSM, while *velocity_port* is a 8 bit velocity to the Math component.

The function of the Datapath is to update a Velocity Register that helps inform the Math component of the currently active notes and their respective velocities. The Math component accesses these values through the <code>veladdr_port</code>. The velocity register is filled by parsing the <code>midi_port</code> bitstream according to the MIDI Protocol and storing the respective note value, note velocity, and note status/channel data in respective shift registers. After the first packet of 10 bits, and later when the full message arrives through the <code>midi_port</code>, the Error

Checking Logic confirms that the message is relevant, and then that it is valid and intact. Depending on the note status, the note velocity is either loaded into the Velocity Register or is reset to zero.

Controller




In the diagram above, all ports found on the left are input ports. Apart from <code>midi_port</code> and <code>clk_port</code>, other inputs are single bit inputs from the Datapath. The <code>midi_port</code> is a one bit bitstream output from the MIDI Instrument and <code>clk_port</code> is a system clock generated by the Clock Generator.

Ports found on the right are output ports. All output ports are single bit outputs to the Datapath and help control the data flow.

The function of the Controller is to wiggle the single bit output values to control the timing of actions in the Datapath component. The values being output from the Controller is determined by the current state of the Finite State Machine (see Controller State Machine). Every clock cycle, the state of the Controller is updated based on values being input from the Datapath. The FSM starts at a reset state that clears values stored in the shift registers of the Datapath. Afterwards, the FSM moves through a getstatus state, getval state, and getvel state where the respective bytes are loaded into shift registers. Once values are all loaded in, the Controller moves into a check state where the MIDI message is validated. Depending on the result of the validation, the FSM either moves into an add state, where the note velocity is loaded into the velocity register, or clear state where the velocity register is cleared.

The Controller also includes a Bit Counter, Baud Counter, and Delay Control. The Baud Counter is used to create Baud period of 32 clock cycles to match the MIDI Protocol bitrate. The Bit counter is necessary for the Sub-FSM to keep track of the number of bits that have been shifted in to the current register up to 10 bits ('1' + message byte + '0'). The Delay Control is used to create a half Baud period delay in the Bit Count in order to align the Shift Registers in the Datapath with the middle of the bit rather than at the bit change.

Math




In the diagram above, all ports found on the left are input ports while ports on the right are output ports. The <code>velocity_port</code> is an 8 bit data port that contains the value stored at an address <code>raddr_vel_port</code> in the Datapath velocity register. The <code>yval_port</code> is a 16 bit input from the Sine Block Memory that contains the value at in the Sine LUT at address <code>raddr_yval_port</code>. <code>New_data_port</code> is a one bit output to the SPI Transmitter and the <code>result_port</code> is a 16 bit output to the SPI Transmitter.

There are three processes within the Math Component. The Update Y Register process keeps track of a current *noteaddr* that iterates from 0-24 and a *phasecount* that iterates from 0-4096. Based on values hardwired in a Skiprate Register and the current point in the period phase determined by *phasecount*, yvalues at the address *noteaddr* are updated in the YValues Register.

The Summing process (originally the Calculate Result Process) generates a numerator value based on the total sum of the yvalues and a denominator value based on the total number of yvalues being calculated.

SPI Transmitter




In the diagram above, all ports on the left are input ports. New_data_port is a single bit input from the Math Component, while Dac_data_port is a 16 bit input from the Math Component. TOTAL is a top-level shell generic value set to 15 and the clk_port is a clock generated by the Clock Generator.

Ports on the right are output ports to the DAC. Spi_cs_port is a single bit output and data_out is a one bit bitstream.

The SPI Transmitter outputs based on the current state of the SPI Transmitter FSM. The Transmitter is either in an *idle* state, *load* state where the *dac_data_port* loads in a value in the overall sound wave, or a *shift* state where the bits in the Shift Register are shifted out MSB first.

Well Formed Logic



The logic to determine the note_off, note_on, and well_formed signals hardwired in the Datapath. Note_on has a signal of "1001" while note off has a signal of "1000". A well formed signal is one that starts with a '1' bit and ends with a '0' bit and is indifferent to the intermediate bits.

B. Finite State Machines

not (note_on_port =1 or note_off_port = 1) done = 1 & (note_on_port =1 note_off_port = 1 done = done = getstatus getval getvel check reset check_en_port valshift_en_port = 1 velshift_en_port = 1 reset_port = 1 statshift_en_port = 1 add update_port = 1

Controller State Machine


The Controller State machine above helps determine which action in the Datapath is taking place. In order, the FSM will load the status, value, then velocity shift registers. After the status is shifted in, the FSM awaits confirmation from the Datapath that the note is either turning on or off. If neither value is high and the whole status has already been shifted in, then the FSM returns to the reset state.

clear

update_port = 1


After all shift registers are loaded, logic is performed that checks to ensure that the message is well formed. This is done by ensuring that the starting note each the note value, note status, and note velocity messages begin with a '1' and end with a '0'. If the message is not well formed, then neither *store_port* nor *delete_port* will go high and the FSM will return to the *reset* state. Otherwise, the FSM either moves to the *add* state where the velocity register in the Datapath is updated with the new velocity in the shift register, or the FSM moves to the *clear* state where the velocity register is cleared at the current address.

Controller Sub State Machine



The Controller Sub State Machine is used to regulate the cycling of the main Controller State Machine. This Sub FSM is necessary to delay the moving between the *getstatus*, *getval*, and *getvel* states as 10 baud cycles and a half baud delay must pass before a complete byte is shifted in. This prevents the Main FSM from loading in the next shift register too early before a complete byte has come through. It is a 10 baud cycle delay because each data byte is wrapped with a '1' at the beginning and '0' at the end. The half baud delay is necessary in order to read the values of the incoming stream properly. If the half cycle delay was not included, the bits would be shifted on the exact moment the bits of the MIDI input are changing.

SPI Interface



The SPI Interface was developed with the PmodDA2 datasheet in mind. The PmodDA2 expects the Chip Select input (spi_cs_port) to be high when data bits are not being shifted in and for CS to be low when data bits are shifted in. Once the SPI Interface receives new data from the Math Component then the FSM shifts from an *idle* state to the *load* state. Here the 16 bit result from the Math Component is loaded into a Shift Register. After a clock cycle the FSM shifts to a *shift* state where the 16 bits are shifted out.

II. Memory Map—main registers and LUTs

ROM/RAM

| Num memory locations | Content |
|---------------------------------------|-------------------------|
| 4096 sine wave values (blk_mem_gen_y) | 12-bit signed |
| 25 note phases (phase_reg) | 12-bit std_logic_vector |
| 25 note y values (y_values_reg) | 12-bit std_logic_vector |
| 25 note skip rates (skiprates_reg) | 12-bit std_logic_vector |
| 25 note velocities (velocities_reg) | 8-bit std_logic_vector |
| Result (register) | 12-bit std logic vector |
| Note_status (shift register) | 10-bit std_logic_vector |
| Note_velocity (shift register) | 10-bit std_logic_vector |
| Note_value (shift register) | 10-bit std_logic_vector |

III. Math—Performed in Excel

Skip Rates Calculation

In this design, a note's pitch is determined by how quickly the sine wave is sampled through a full cycle. The output waveform value is determined by a simple addition of component notes' waveform values at that point in time (superposition of waves). Since a sum across 25 notes cannot be computed instantaneously in real life, the sum must cycle through all 25 notes, only adding their waveform values if their velocity is >0 (key is depressed). With every cycle, the output wave value is updated. Since the system clock runs at 1 MHz (1 microsecond period), and there is a clock cycle delay for obtaining sine wave values from the LUT, this amounts to a full 25-note summing cycle being completed every (1*2*25 = 50 microseconds, or 20 kHz frequency).

In the sine wave LUT, there are $2^12 = 4096$ memory locations, so 4096 sampling points for every cycle. Thus, at a skip rate of 1 (no skipping memory locations), the math algorithm would run through the entire LUT at a rate of 20kHz / 4096 = 4.88Hz. This is a base frequency from which the keyboard note pitches can be calculated.

4.88Hz is an infrasonic (inaudible) tone. To play the lowest note on our keyboard, a C3, whose frequency is 130.81, we assign a skip rate of 27 (130.81/4.88 to the nearest integer). Skipping 27 sampling locations in the LUT has the same effect as sampling 27 times faster, and thus produces an audible tone. The same procedure is repeated for every note to be played on the keyboard, in the following table. Finally, skip rates are converted to binary.

| Note | Frequency | Skip Rate = | Rounded | In binary |
|---------|-----------|------------------|---------|-----------|
| | (Hz) | frequency/4.88Hz | Skip | |
| | | | Rate | |
| C4 | 261.63 | 53.58182 | 54 | 00110110 |
| C#4/Db4 | 277.18 | 56.76646 | 57 | 00111001 |
| D4 | 293.66 | 60.14157 | 60 | 00111100 |
| D#4/Eb4 | 311.13 | 63.71942 | 64 | 01000000 |
| E4 | 329.63 | 67.50822 | 68 | 01000100 |
| F4 | 349.23 | 71.5223 | 72 | 01001000 |
| F#4/Gb4 | 369.99 | 75.77395 | 76 | 01001100 |
| G4 | 392 | 80.2816 | 80 | 01010000 |
| G#4/Ab4 | 415.3 | 85.05344 | 85 | 01010101 |
| A4 | 440 | 90.112 | 90 | 01011010 |
| A#4/Bb4 | 466.16 | 95.46957 | 95 | 01011111 |
| B4 | 493.88 | 101.1466 | 101 | 01100101 |
| C5 | 523.25 | 107.1616 | 107 | 01101011 |
| C#5/Db5 | 554.37 | 113.535 | 114 | 01110010 |

| D ₅ | 587.33 | 120.2852 | 120 | 01111000 |
|----------------|--------|----------|-----|----------|
| D#5/Eb5 | 622.25 | 127.4368 | 127 | 01111111 |
| E5 | 659.25 | 135.0144 | 135 | 10000111 |
| F ₅ | 698.46 | 143.0446 | 143 | 10001111 |
| F#5/Gb5 | 739.99 | 151.55 | 152 | 10011000 |
| G5 | 783.99 | 160.5612 | 161 | 10100001 |
| G#5/Ab5 | 830.61 | 170.1089 | 170 | 10101010 |
| A5 | 880 | 180.224 | 180 | 10110100 |
| A#5/Bb5 | 932.33 | 190.9412 | 191 | 10111111 |
| B5 | 987.77 | 202.2953 | 202 | 11001010 |
| C6 | 1046.5 | 214.3232 | 214 | 11010110 |

Strength Reduction Calculation

The closest approximation to various fractions is found, with a limit of 6 bitshifts. Instead of dividing a number, strength reduction multiplies it by the constant and shifts bits right (divides by 2^bitshifts).

| Fraction | Approximation | Mult. | Bitshifts |
|----------|---------------|----------|-----------|
| | | Constant | |
| 1 | 1 | 1 | 0 |
| 1/2 | 1/2 | 1 | 1 |
| 1/3 | 5/16 | 5 | 4 |
| 1/4 | 1/4 | 1 | 2 |
| 1/5 | 3/16 | 3 | 4 |
| 1/6 | 11/64 | 11 | 6 |
| 1/7 | 9/64 | 9 | 6 |
| 1/8 | 1/8 | 1 | 3 |
| 1/9 | 7/64 | 7 | 6 |
| 1/10 | 3/32 | 3 | 5 |
| 1/11 | 5/64 | 5 | 6 |
| 1/12 | 5/64 | 5 | 6 |
| 1/13 | 5/64 | 5 | 6 |
| 1/14 | 1/16 | 1 | 4 |
| 1/15 | 1/16 | 1 | 4 |
| 1/16 | 1/16 | 1 | 4 |

IV. Resource Utilization

| Resource | Estimation | Available | Utilization % |
|----------|------------|-----------|---------------|
| LUT | 297 | 20800 | 1.43 |
| LUTRAM | • 32 | 9600 | 0.33 |
| FF | 173 | 41600 | 0.42 |
| DSP | 23 | 90 | 25.56 |
| Ю | 5 | 106 | 4.72 |
| BUFG | 2 | 32 | 6.25 |

Resource utilization is shown above. Although this was a large scale project, the FPGA has plenty of computing resources left over.

V. Warnings from synthesis

- ✓ ① [Synth 8-3331] design midi_math has unconnected port yval_port[15] (3 more like this)
 - (1) [Synth 8-3331] design midi_math has unconnected port yval_port[14]
 - [Synth 8-3331] design midi_math has unconnected port yval_port[13]
 - [Synth 8-3331] design midi_math has unconnected port yval_port[12]

Shown are the four warnings of interest, which resulted from truncating signals from the 16-bit y_value lookup table down to 12 bits for the DAC. The table is configured to have the 4 MSBS be 0.

Other warnings are out-of-context module runs, which are benign.

VI. VHDL Code

Shell

```
--Library Declarations:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
library UNISIM;
use UNISIM.VComponents.all;
--Entity Declaration:
entity midi shell is
 Port (
    --input 100MHz clock and midi
                 CLK EXT
                               : in std logic;
                 midi input port
                                     : in std logic;
                 --output to digitial-to-analog converter
                 dac data out port
                                  : out std logic;
                 clk sys
                             : out std logic;
                 data valid port
                                 : out std logic);
end midi shell;
-- Architecture Type:
architecture behavioral architecture of midi shell is
--Sub-Component Declarations:
                       -----
--System Clock Generation: slow down to 1 MHz
component midi clock generation is
 generic (CLOCK DIVIDER RATIO : integer := 50);
     port (
  input clk port
                      : in std logic;
  system clk port
                  : out std logic;
```

```
fwd clk port: out std logic);
end component midi clock generation;
Component midi controller IS
generic(
   --baud period of 32 clk cycles
               BAUD COUNT
                                                               : integer := 32);
port(
               clk port
                                               : in std logic; -- 1 MHz serial clock
                       : in std logic; --midi signal (looking for o after 1 idle)
       midi port
               delete port
                                 : in std logic;
                                                       --datapath input signals
               store port
                                   : in std logic;
                                 : in std logic;
               note on port
               note off port
                                 : in std logic;
               add port
                                  : out std logic;
                                                    --signals to datapath
               update port
                                  : out std logic;
               reset_port
                                  : out std_logic;
               check en port : out std logic;
               velshift en port : out std logic;
               valshift en port : out std logic;
               statshift en port : out std logic;
               TCbaud port
                                 : out std logic);
end component midi controller;
component midi datapath is
 port(
                                               : in std logic; -- 1 MHz serial clock
               clk port
                       : in std logic; --midi signal
       midi port
       --signals from controller
       TCbaud port
                         : in std logic; --monopulse high on baud period (after 1/2 period delay)
               add port
                                  : in std logic;
               update port
                                  : in std logic;
               reset port
                                  : in std logic;
               check en port : in std logic;
               velshift_en port : in std logic;
               valshift en port : in std logic;
               statshift en port : in std logic;
```

```
--signal from math
   veladdr port
                  : in std logic vector(4 downto 0);
   --signals to controller
                    : out std logic;
   note on port
                   : out std logic;
   note off port
              delete port
                               : out std logic;
              store port
                                 : out std logic;
              --signal to math
              velocity port
                              : out std logic vector(7 downto 0));
end component midi datapath;
component midi math is
port(
              clk port
                                              : in std logic; -- 1 MHz serial clock
              --from BROM sine lookup
              yval port
                              : in std logic vector(15 downto 0);
              --from datapath
              velocity port
                                : in std logic vector(7 downto 0);
              --to datapath
                         : out std logic vector(4 downto 0); --addresses to read velocity
       raddr vel port
       --to BROM
       raddr yval port
                          : out std logic vector(15 downto 0); -- address (time) for the sine y value
       --to SPI transmitter
       new data port
                          : out std logic;
       result port
                       : out std logic vector(15 downto 0));
end component midi math;
Component blk_mem_gen_y IS
PORT (
 aclk: IN STD LOGIC;
 s axis phase tvalid: IN STD LOGIC;
 s axis phase tdata: IN STD LOGIC VECTOR(15 DOWNTO 0);
 m axis data tvalid: OUT STD LOGIC;
 m axis data tdata: OUT STD LOGIC VECTOR(15 DOWNTO o)
);
end component blk_mem_gen_y;
```

```
component midi spi transmitter is
  -- 16 bit signal for the DAC
        generic(
                TOTAL
                                               : integer := 15);
        port(
          -- 1 MHz serial clock
                clk port
                                                         : in std logic;
        --take data signal monopulse from math
                new data port
                                          : in std logic;
               --parallel data from math
                dac data port
                                                : in std logic vector(15 downto 0);
               --to digital-to-analog converter
               spi cs port
                                                  : out std logic;
                data out
                                 : out std logic);
end component midi_spi_transmitter;
--inputs
signal CLK, fwd clk, delete, store, add, update, reset, TCbaud: std logic := 'o';
signal note on, note off, well formed, statshift, velshift, valshift, check en: std logic := 'o';
signal midi: std logic:= '1';
--address to read note velocity (25 locations)
signal raddr vel: std logic vector(4 downto o) := "00000";
--note velocity (8-bit number)
signal velocity, status: std logic vector(7 downto o) := (others => 'o');
--input to brom address
signal raddr yval : std logic vector(15 downto o) := (others => 'o');
signal dac data: std logic vector(15 downto o) := (others => 'o');
--signed y value outputted from brom
signal yval : std logic vector(15 downto o) := (others => 'o');
signal new data: std logic := 'o';
```

```
signal s axis valid: std logic := '1';
--outputs
begin
clk division: midi clock generation PORT MAP(
    input clk port => CLK EXT,
    system clk port => CLK);
controller: midi controller PORT MAP(
               clk_port => CLK,
       midi port => midi input port,
               delete_port => delete,
               store port => store,
               note on port => note on,
               note off port => note off,
               add port => add,
               update port => update,
               reset port => reset,
               check en port => check en,
               statshift en port => statshift,
               velshift en port => velshift,
               valshift en port => valshift,
               TCbaud_port => TCbaud);
datapath: midi datapath PORT MAP(
    --control signals and clk
               clk port => CLK,
               delete port => delete,
               store port => store,
               add_port => add,
               update port => update,
               reset port => reset,
               check en port => check en,
               statshift_en_port => statshift,
               velshift_en_port => velshift,
```

valshift_en_port => valshift,
TCbaud port => TCbaud,

```
--midi input
              midi port => midi input port,
              note on port => note on,
              note off port => note off,
              --velocities /address for math
              veladdr port => raddr vel,
              velocity port => velocity);
math: midi math PORT MAP(
               clk port => CLK,
       yval port => yval,
              velocity port => velocity,
         raddr vel port => raddr vel,
         raddr yval port => raddr yval,
         result port => dac data,
         new data port =>new data);
BROM: blk mem gen y PORT MAP(
               aclk => CLK,
        s axis phase tvalid => s axis valid,
        s axis phase tdata => std logic vector(raddr yval),
        std logic vector(m axis data tdata) => yval);
transmitter : midi_spi_transmitter PORT MAP(
   clk port => CLK,
   new data port => new data,
   dac data port
                      => std logic vector(dac data),
   spi cs port => data valid port,
    data out => dac data out port);
clk sys <= CLK;
end behavioral architecture;
Controller
```

--Library Declarations:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use ieee.math real.all;
-- Entity Declaration:
entity midi controller is
    generic(
              BAUD COUNT
                                                         : integer);
              port(
              clk port
                                           : in std logic; -- 1 MHz serial clock
                      : in std logic; --midi signal (looking for o after 1 idle)
       midi port
              delete port
                              : in std logic;
                                                  --datapath input signals
                                : in std logic;
              store port
                                : in std logic;
              note on port
                               : in std_logic;
              note off port
                                : out std_logic;
                                                 --signals to datapath
              add port
              update port
                                : out std logic;
              reset_port
                                : out std_logic;
              check en port
                                     : out std logic;
              velshift en port : out std logic;
              valshift en port : out std logic;
              statshift en port : out std logic;
              TCbaud port
                               : out std logic);
end midi controller;
```

```
--Architecture Type:
architecture behavioral_architecture of midi_controller is
--Signal Declarations:
constant BAUD PERIOD : integer := BAUD COUNT;
type state type is (idle, getstatus, getval, getvel, check, add, clear, waithalf, shift, reset,
finished);
--states for low-level fsm
signal subcs, subns: state type := idle;
--states for high-level fsm
signal cs, ns : state type := reset;
-- Counter signals
signal Baud Counter, bitcount : unsigned(4 downto o) := (others => 'o');
signal baud en, count en, rst counts, prevTC: std logic := 'o';
signal done, TC: std logic := 'o';
```

```
--Processes:
begin
--Update the current states for both fsms (synchronous):
stateUpdate: process(clk_port)
 begin
         if rising edge(clk port) then
    cs <= ns;
    subcs <= subns;
  end if;
 end process stateUpdate;
--Next State Logic for high-level fsm (asynchronous):
NextStateLogic: process(cs, delete_port, store_port, midi_port, done, note_on_port,
note_off_port)
begin
    ns <= cs;
    case (cs) is
             --awaiting the first midi signal (o bit)
    when reset =>
                  ns <= getstatus;
   --loading in the note status, all 10 bits (with leading 0, end 1 for idle bit)
   when getstatus => if (done = '1') then
          --make sure signals concern the note, not pitch bend, etc
```

```
--if some mysterious signal, go to reset state
                if (note on port = '1' or note off port = '1') then
                                       ns <= getval;
                                     else
                                      ns <= reset;
                                     end if;
               end if;
                      --load in the note value (which key is pressed)
                             if (done = '1') then
      when getval =>
                                     ns <= getvel;
              end if;
      --load in note velocity
                             if (done = '1') then
      when getvel =>
                                     ns <= check;
              end if;
      --check for note status and well-formed message (await datapath signal)
      when check \Rightarrow if (store port = '1') then
                ns \le add;
              elsif (delete port = '1') then
                ns <= clear;
              else
                ns <= reset;
              end if;
      --from add or clear go directly to idle
      when add => ns <= reset;
      when clear => ns <= reset;
       when others => ns <= reset;
    end case;
end process NextStateLogic;
--high-level fsm control signals to datapath
output : process(cs)
begin
   --defaults
    add port
                 <= 'o';
```

```
update port <= 'o';</pre>
                          <= 'o';
           reset_port
           check en port
                               <= '0';
           velshift en port <= 'o';</pre>
           valshift en port <= 'o';</pre>
           statshift en port <= 'o';
case (cs) is
   when reset =>
                 reset port
                             <= '1';
           when getstatus => statshift_en_port <= '1';
   when getval =>
                  valshift en port <= '1';</pre>
   when getvel =>
                  velshift en port <= '1';</pre>
   when check =>
                  check en port <= '1';
   --when add state, both update = 1 and add = 1 sent to datapath
   when add => add port <= '1';
         update port <= '1';
   --when clear state (remove note) update = 1 and add = 0 to datapath
   when clear => update port <= '1';
   when others =>
   end case;
end process output;
--Next sub State Logic for low-level fsm (asynchronous):
NextSubStateLogic: process(TC, bitcount,midi port, subcs)
begin
     subns <= subcs;
     case (subcs) is
```

```
--awaiting the first midi signal (o bit)
       when idle => if (midi port = 'o') then
                                     subns <= waithalf;</pre>
              end if;
      --wait half baud period
      when waithalf \Rightarrow if (TC = '1') then
                                     subns <= shift;</pre>
               end if:
                      --shift in the 9 bits, then finish
      when shift => if (bitcount = "01001") then
                                     subns <= finished;</pre>
              end if:
      when finished => subns <= idle;
       when others => subns <= idle;
    end case;
end process NextSubStateLogic;
substateoutput : process(subcs)
begin
              --defaults
              count en
                                 <= 'o';
              baud en
                            <= 'o';
              done
                            <= '0';
                              <= 'o';
              rst counts
case (subcs) is
      --by default, bitcount is at o
                when idle => rst counts <= '1';
      --wait half baud period, enable the baud counter
      when waithalf => baud en <= '1';
                      --enable the bit counter only after the 1/2 baud period delay
      when shift => count_en <= '1';
              baud en <= '1';
      when finished => done <= '1';
       when others =>
    end case;
```

end process substateoutput;

```
--Timer Sub-routine:
counting: process(clk port)
begin
if rising edge(clk port) then
 --Baud Counter
 TC <= 'o';
 TCbaud port <= 'o';
 --baud counter, TC goes high every half baud period
 if (baud en = '1') then
   Baud Counter <= Baud Counter + 1;
   if (Baud Counter = (BAUD PERIOD/2)-1) then
     TC <= '1';
     Baud Counter <= (others => 'o');
   end if:
 else
   Baud Counter <= (others => 'o');
 end if;
 --delay control (for bit counter)
 if (done = '1') then
   prevTC <= 'o';</pre>
 elsif (TC = '1') then
   prevTc <= not(prevTC);</pre>
 end if;
 --TCbaud port goes high with TC, then every other TC
 --bitcount increments with baud period
 if (prevTC = 'o' \text{ and } TC = '1') then
   TCbaud port <= '1';
   if (count en = '1') then
     bitcount <= bitcount + 1;</pre>
   else
     bitcount <= (others => 'o');
   end if;
 end if;
end if:
end process counting;
```

end behavioral architecture;

Datapath

```
--Library Declarations:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use ieee.math real.all;
--Entity Declaration:
entity midi datapath is
  port(
                                          : in std logic; -- 1 MHz serial clock
              clk port
       midi port
                      : in std_logic; --midi signal
       --signals from controller
       TCbaud_port
                        : in std_logic; --monopulse high on baud period (after 1/2 period
delay)
              add port
                               : in std logic;
              update port
                              : in std logic;
              reset port
                               : in std logic;
              check en port
                                     : in std logic;
              velshift en port : in std logic;
              valshift en port : in std logic;
              statshift_en_port : in std_logic;
              --signal from math
```

```
veladdr port
                                                                                             : in std logic vector(4 downto o);
                  --signals to controller
                  note on port
                                                                                                    : out std logic;
                                                                                                 : out std logic;
                  note off port
                                                                                                                                              : out std logic;
                                                                   delete port
                                                                                                                                                        : out std logic;
                                                                  store port
                                                                  --signal to math
                                                                  velocity port
                                                                                                                                                : out std logic vector(7 downto o));
end midi datapath;
-- Architecture Type:
architecture behavioral architecture of midi datapath is
--Signal Declarations:
--for shifting
signal note status, note value, note velocity:std logic vector(9 downto 0) := (others =>'o');
--logic signals
signal note on, note off, well formed: std logic := 'o';
type regfile is array(o to 24) of std logic vector(7 downto 0);
--register file of velocities, updated with every midi signal input
signal velocities reg: regfile:= ((others => 'o'),(others => 'o'),(others => 'o'),(others =>
'o'),(others => 'o'),(others => 'o'),(others => 'o'),
         (others => 'o'),(others => 'o'
'o'),(others => 'o'),(others => 'o'),
         (others => 'o'),(others => 'o'
'o'),(others => 'o'),(others => 'o'),(others => 'o'));
```

```
signal location mem: integer := 0;
--Processes:
begin
shiftregisters : process(clk port)
begin
       if rising edge(clk port) then
       --shift values in on TCBaud high
        if (TCbaud port = '1') then
     if (velshift en port = '1') then
       note_velocity <= midi_port & note_velocity(9 downto 1);</pre>
     end if;
     if (valshift en port = '1') then
       note value <= midi port & note value(9 downto 1);
     end if;
     if (statshift en port = '1') then
       note status <= midi port & note status(9 downto 1);</pre>
     end if;
   end if;
   --or reset the values
  if (reset port = '1') then
     note velocity <= (others => 'o');
     note value <= (others => 'o');
     note status <= (others => 'o');
   end if;
       end if;
end process shiftregisters;
```

--storing the note velocity for the corresponding note

```
update velocity:process(clk port)
begin
  if rising edge(clk port) then
  --map the input note_value to location in velocities register
   location mem <= to integer(unsigned(note value(8 downto 1)))-36;</pre>
   --when updating (note being pressed)
  --input note velocity for the correct note value (memory location)
   if (update port = '1') then
      if (add port = '1') then
        velocities reg(location mem) <= note velocity(8 downto 1);</pre>
      else
        --set that velocity to o (note not being played)
        velocities reg(location mem) <= (others => 'o');
      end if;
    end if;
  end if:
end process update velocity;
--determine logic for storing new note, deleting a note, or not updating
error checking logic: process(note status, note velocity, note value,
check en port, well formed, note on, note off)
begin
  store port <= 'o';
  delete port <= 'o';
  if (check en port = '1') then
    --make sure note value, status, and velocity are not malformed (else do not update)
    if(well formed = '1') then
     --if turn on signal for note (indicate store to controller)
     if (note on = '1') then
        store port <= '1';
        --or turn off the note (indicate delete )
      elsif (note off = '1') then
        delete port <= '1';</pre>
      end if;
    end if;
  end if:
```

```
--running signals for the controller (reads velocities, values only if status has note on or
note off)
  --ignore signals not pertaining to notes
  --"x1001xxxxx
 note on <= note status(8) and not(note status(7)) and not(note status(6)) and
(note status(5));
 --x1000xxxxx
 note off <= note status(8) and not(note status(7)) and not(note status(6)) and
not(note status(5));
 --check if all 3 10-bit series are 1xxxxxxxx0
 well formed <= not(note status(o)) and note status(9) and not(note value(o)) and
note value(9) and not(note velocity(0)) and note velocity(9);
end process error checking logic;
note on port <= note on;
note off port <= note off;
--read the velocity at veladdr (for the math module)
velocity port <= velocities reg(to integer(unsigned(veladdr port)));</pre>
end behavioral architecture;
Math
--Library Declarations:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use ieee.math real.all;
--Entity Declaration:
```

```
entity midi math is
 port(
                                            : in std logic;
                                                                -- 1 MHz serial clock
              clk port
              --from BROM sine lookup
              yval port
                              : in std_logic_vector(15 downto 0);
              -- from datapath
              velocity port
                                : in std logic vector(7 downto o);
              --to datapath
       raddr vel port
                          : out std logic vector(4 downto 0); --addresses to read velocity
       --to BROM
       raddr yval port
                          : out std logic vector(15 downto 0); -- address (time) for the sine
y value
       --to SPI transmitter
                          : out std logic;
       new data port
                        : out std logic vector(15 downto 0));
       result port
end midi math;
-- Architecture Type:
architecture behavioral architecture of midi math is
--Signal Declarations:
--address of note (0 to 24) to be sent to velocity register in datapath
signal noteaddr: unsigned( 4 downto o) := (others => 'o');
```

```
--phasecount is like current global time (for all notes)
signal phasecount: unsigned(11 downto o) := (others => 'o');
--TCnotes goes high when all 25 notes have been run through
--TCphase goes high when phasecount overflows
signal TCnotes,TCphase : std logic := 'o';
--delay signal to account for sine wave BROM lookup delay
signal delay: std logic:= '1';
--signals for calculating the output wave value
signal numerator : unsigned(15 downto 0) := (others => 'o');
signal denominator: unsigned(4 downto o) := "00000";
signal mult const: unsigned(3 downto o) := (others => 'o');
signal multnumerator: unsigned(19 downto 0) := (others => 'o');
signal bitshifts : integer := o;
signal result : unsigned(11 downto o) := (others => 'o');
-- the phases of the individual notes
signal\ so, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18, s19, s20, s21, s22, s23, s24:
unsigned(23 downto o) := (others => 'o');
type regfile is array(o to 24) of unsigned(11 downto o);
--register of frequencies(skiprates), held constant
signal skiprates reg : regfile:=
0001001000",
001100110","000001101100",
0010011000","000010100000",
 "000010101010","000010110100","000010111110","000011001010","000011010110");
```

```
--register of phases (addresses, really just skiprates*phasecount), which go to the BROM sine
wave lookip
signal phase reg: regfile:= ((others => 'o'),(others => 'o'),(others => 'o'),(others =>
'o'),(others => 'o'),(others => 'o'),(others => 'o'),
            (others => 'o'),(others => 'o'
'o'),(others => 'o'),(others => 'o'),
            (others => 'o'),(others => 'o'
'o'),(others => 'o'),(others => 'o'),(others => 'o'));
--register of current y values for all notes as if they are being played (obtained from the sine
wave lookup)
signal yvalues reg : regfile:= ((others => 'o'),(others => 'o'),(others => 'o'),(others =>
'o'),(others => 'o'),(others => 'o'),(others => 'o'),(others => 'o'),
            (others => '0'),(others => '0'
'o'),(others => 'o'),(others => 'o'),
            (others => 'o'),(others => 'o'
'o'),(others => 'o'),(others => 'o'),(others => 'o'));
--Processes:
begin
--process to run through all 25 notes, calculate their appropriate running waveform-values
update y register: process(clk port, noteaddr, phase reg)
begin
--runs through all 25 notes, sends the time value (from phase reg) to brom (as the read
address)
  raddr yval port <= "0000" & std logic vector(phase reg(to integer(noteaddr)));
                                         if (rising edge(clk port))then
                                                     --delay signal to account for brom delay
                                                      delay <= not(delay);
                                                     TCnotes <= 'o';
                                          if (delay = 'o') then
                                                   --after delay, BROM returns value to yval port, send it to register
                                                   --switch msb of yval port (shifts wave up by 1/2 amplitude)
```

```
yvalues reg(to integer(noteaddr)) <= unsigned(not(yval port(11)) & yval port(10
downto o));
        noteaddr <= noteaddr + 1;
        --once ran through all notes, increment global time (phasecount)
     if (noteaddr = "11000") then
       TCnotes <= '1':
       noteaddr <= (others => 'o');
       --if full wave period elapses, reset phasecount (time) to o
       if (phasecount = "1111111111") then
          phasecount <= (others => 'o');
       else
          phasecount <= phasecount + 1;</pre>
       end if:
     end if;
    end if;
  --taking lsbs into reg ensures proper overflowing
  phase reg <= (so(11 downto 0), s1(11 downto 0), s2(11 downto 0), s3(11 downto 0), s4(11
downto o), s5(11 downto o),
    s6(11 downto 0), s7(11 downto 0), s8(11 downto 0), s9(11 downto 0), s10(11 downto 0),
s11(11 downto 0), s12(11 downto 0), s13(11 downto 0),
    s14(11 downto 0), s15(11 downto 0), s16(11 downto 0), s17(11 downto 0), s18(11 downto 0),
s19(11 downto 0), s20(11 downto 0), s21(11 downto 0),
    s22(11 downto 0), s23(11 downto 0), s24(11 downto 0));
end if:
end process update y register;
--synchrounous process to perform calculations for signed amplitude of resultant wave
calculate result:process(clk port,noteaddr)
begin
  --read velocity for each note (from piano keypresses)
  --velocity returned instantaneosly (hardwired)
  raddr vel port <= std logic vector(noteaddr);</pre>
  if (rising edge(clk port))then
   --if the velocity is nonzero, add corresponding note's current y-value to numerator
```

```
if (delay = 'o' and to integer(unsigned(velocity port)) > o) then
      numerator <= numerator + (yvalues reg(to integer(noteaddr)));</pre>
     --increment denominator for scaling purposes
      denominator <= denominator + 1;</pre>
    elsif (TCnotes = '1') then
       --reset running numerator, denominator
       numerator <= (others => 'o');
       denominator <= (others => 'o');
       --update the result (bitshifting the multnumerator to complete strength reduction)
       result <= multnumerator(bitshifts + 11 downto bitshifts);</pre>
    end if:
  end if;
end process calculate result;
-- process instead of division (replaces numerator/denominator)
--determine the bitshifts and multiplicative constant for division asynchronously
division setup: process(denominator, numerator, mult const)
begin
    --determine bitshifting and multiplication for strength reduction
   mult const <= "0001";
   bitshifts <= 0;
   case (denominator) is
     --1/2
     when "00010" => bitshifts <= 1;
     --1/3 = around 5/16
     when "00011" => mult const <= "0101";
           bitshifts <= 4;
     --1/4
     when "00100" => bitshifts <= 2;
     --1/5 = around 3/16
     when "00101" => mult const <= "0011";
          bitshifts <= 4;
     --1/6 = around 11/64
     when "00110" => mult const <= "1011";
          bitshifts <= 6;
     --1/7 = around 9/64
```

```
when "00111" => mult const <= "1001";
      bitshifts <= 6;
 --1/8
 when "01000" => bitshifts <= 3;
 --1/9 = around 7/64
 when "01001" => mult const <= "0111";
      bitshifts <= 6;
 --1/10 = around 3/32
 when "01010" => mult const <= "0011";
      bitshifts <= 5;
 --1/11 = around 3/32
 when "01011" => mult const <= "0011";
      bitshifts <= 5;
--1/12 = around 5/64
 when "01100" => mult const <= "0101";
      bitshifts <= 6;
 --1/13 = around 5/64
 when "01101" => mult const <= "0101";
      bitshifts <= 6;
 --1/14 = around 1/16
 when "01110" => mult const <= "0001";
      bitshifts <= 4;
 --1/15 = around 1/16
 when "01111" => mult const <= "0001";
      bitshifts <= 4;
 --1/16
 when "10000" => mult const <= "0001";
      bitshifts <= 4;
 when others => mult const <= "0001";
        bitshifts <= 0;
 end case;
--multiply the numerator for strength reduction
multnumerator <= numerator*mult const;</pre>
```

```
end process division setup;
--intermediate signals for phases (fixed skip rates correspond to pitches, phasecount is time
elapsed since start of wave period)
  so <= skiprates reg(o)*phasecount;</pre>
  s1 <= skiprates reg(1)*phasecount;</pre>
  s2 <= skiprates reg(2)*phasecount;</pre>
  s3 <= skiprates reg(3)*phasecount;</pre>
  s4 <= skiprates reg(4)*phasecount;</pre>
  s5 <= skiprates reg(5)*phasecount;
  s6 <= skiprates reg(6)*phasecount;
  s7 <= skiprates reg(7)*phasecount;</pre>
  s8 <= skiprates reg(8)*phasecount;
  s9 <= skiprates reg(9)*phasecount;</pre>
  s10 <= skiprates reg(10)*phasecount;</pre>
  s11 <= skiprates reg(11)*phasecount;</pre>
  s12 <= skiprates reg(12)*phasecount;</pre>
  s13 <= skiprates reg(13)*phasecount;</pre>
  s14 <= skiprates reg(14)*phasecount;</pre>
  s15 <= skiprates reg(15)*phasecount;</pre>
  s16 <= skiprates_reg(16)*phasecount;</pre>
  s17 <= skiprates reg(17)*phasecount;</pre>
  s18 <= skiprates reg(18)*phasecount;
  s19 <= skiprates reg(19)*phasecount;</pre>
  s20 <= skiprates_reg(20)*phasecount;</pre>
  s21 <= skiprates reg(21)*phasecount;</pre>
  s22 <= skiprates reg(22)*phasecount;</pre>
  s23 <= skiprates reg(23)*phasecount;</pre>
  s24 <= skiprates reg(24)*phasecount;</pre>
--rightshift by 1 bit to ensure no amplitude overflow
--pad with leading zeros for spi transmitter
result port <= "00000" & std logic vector(result(11 downto 1));</pre>
--monopulse signal for spi transmitter to begin transmission
new data port <= TCnotes;</pre>
end behavioral architecture;
```

SPI Transmitter

```
--Library Declarations
                             _____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                        -- needed for arithmetic
use IEEE.numeric std.ALL;
                                                -- needed for automatic register sizing
use ieee.math real.all;
--Entitity Declarations
entity midi_spi_transmitter is
      generic(
             TOTAL
                                                : integer);
      port(
        -- 1 MHz serial clock
                                                : in std logic;
             clk port
      --take data signal monopulse from math
             new_data_port
                                           : in std_logic;
             --parallel data from math
             dac data port
                                          : in std logic vector(15 downto 0);
             --to digital-to-analog converter
             spi cs port
                                           : out std logic;
             data out
                              : out std logic);
end midi_spi_transmitter;
--Architecture + Component Declarations
architecture Behavioral of midi spi transmitter is
--Local Signal Declaration
signal load_en, shift_en, count_en : std_logic := 'o';
-- the input parallel data being shifted
```

```
signal shift reg: signed(15 downto o) := (others => 'o');
type states is (idle, skipo, shift, load);
signal cs, ns : states := idle;
signal count : integer := 0;
begin
             --Controller:
--State Update:
stateupdate:process(clk port)
begin
if rising edge(clk port) then
    cs <= ns;
end if;
end process stateupdate;
--Next State Logic:
nextstate: process(clk port,cs,count,new data port)
begin
ns <= cs;
 case (cs) is
  --await new data
  when idle =>
     if (new_data_port = '1') then
    ns <= load;
   end if:
  --load parallel data into shift reg
  when load =>
     ns <= shift:
  --shift until correct number of bits
  when shift =>
          if (count = TOTAL) then
     ns <= idle;
   end if:
  when others => ns <= idle;
```

```
end case;
end process nextstate;
output : process(cs)
begin
 --defaults
 spi_cs_port <= '1';
 shift_en <= 'o';</pre>
 load en <= 'o';
 count en <= 'o';
 case (cs) is
    when idle =>
    when load =>
      load en <= '1';
    --start counting, shifting
    --set spi cs port low for the dac converter
    when shift =>
      count en <= '1';
      shift en <= '1';
      spi cs port <= 'o';
    when others =>
    end case;
end process output;
--Timer Sub-routine:
counting : process(clk_port)
begin
if rising edge(clk port) then
     if (count_en = '1') then
      count <= count + 1;</pre>
 else
      count <= 0;
 end if;
end if;
end process counting;
```

```
--shift register:
shift register: process(clk port)
begin
       if rising edge(clk port) then
        if (load en = '1') then
           shift reg <= signed(dac data port);</pre>
         elsif (shift en = '1') then
           --shift left, msb out
     shift_reg <= shift_reg(14 downto o) & 'o';</pre>
   end if;
  end if;
end process shift register;
data out <= shift_reg(15);</pre>
end Behavioral;
Clock Division
--Library Declarations:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use ieee.math real.all;
library UNISIM;
use UNISIM.VComponents.all;
--Entity Declaration:
```

entity midi_clock_generation is

generic(

```
CLOCK DIVIDER RATIO
                                                             : integer);
             Port (
   --External Clock:
     input clk port
                          : in std logic;
   --System Clock:
     system_clk port
                                  : out std logic;
     fwd clk port: out std logic
end midi_clock_generation;
--Architecture Type:
architecture behavioral architecture of midi clock generation is
--Signal Declarations:
-- CONSTANT FOR SYNTHESIS:
--constant CLOCK DIVIDER TC: integer := 1;
-- CONSTANT FOR SIMULATION:
--constant CLOCK DIVIDER TC: integer := 5;
--Automatic register sizing:
constant COUNT LEN
                                                      : integer := integer(ceil( log2(
real(CLOCK DIVIDER RATIO)));
signal system clk divider counter : unsigned(COUNT LEN-1 downto o) := (others => 'o');
signal system clk tog
                                               : std logic := 'o';
                         : std logic := 'o';
signal system clk
--Processes:
```

```
begin
--Clock (frequency) Divider):
Clock divider: process(input clk port)
begin
    if rising edge(input clk port) then
         if system clk divider counter = CLOCK DIVIDER RATIO-1 then
Counts to 1/2 clk period
             system clk tog <= NOT(system clk tog);</pre>
                                                   -- T flip
flop
             system clk divider counter <= (others => 'o');
Reset
         else
             system clk divider counter <= system clk divider counter + 1; --
Count up
         end if;
    end if;
end process Clock divider;
-- Clock buffer for the system clock
-- The BUFG component puts the system clock onto the FPGA clocking network
system clock buffer: BUFG
 port map (
         I => system clk tog,
  O => system clk);
    system clk port <= system clk;</pre>
```

```
++
-- Clock Forwarding
clock forwarding ODDR: ODDR
generic map(
      DDR CLK EDGE => "SAME EDGE", -- "OPPOSITE EDGE" or "SAME EDGE"
      INIT => 'o', -- Initial value for Q port ('1' or 'o')
      SRTYPE => "SYNC") -- Reset Type ("ASYNC" or "SYNC")
port map (
      Q => fwd clk port, -- 1-bit DDR output
      C => system clk, -- 1-bit clock input
      CE => '1', -- 1-bit clock enable input
      D_1 \Rightarrow '_1', --_1-bit data input (positive edge)
      D2 => 'o', -- 1-bit data input (negative edge)
      R => 'o', -- 1-bit reset input
      S => 'o' -- 1-bit set input
);
end behavioral architecture;
Constraints
## This file is a general .xdc for the Basys3 rev B board for ENGS31/CoSc56
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to the top level signal
names in the project
## - these names should match the external ports (ext port) in the entity declaration of
your shell/top level
```

External Clock Port

```
## This is a 100 MHz external clock
 set property PACKAGE PIN W5 [get ports {CLK EXT}]
   set property IOSTANDARD LVCMOS33 [get ports {CLK EXT}]
   create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports
{CLK EXT}]
##-----
## Pmod Header JA
##Sch name = |A1|
set property PACKAGE PIN |1 [get ports {midi input port}]
     set property IOSTANDARD LVCMOS33 [get ports {midi input port}]
## Pmod Header 1B
##Sch name = JB1
set property PACKAGE PIN A14 [get ports {data valid port}]
     set property IOSTANDARD LVCMOS33 [get ports {data valid port}]
##Sch name = |B2|
set property PACKAGE PIN A16 [get ports {dac data out port}]
     set property IOSTANDARD LVCMOS33 [get ports {dac data out port}]
##Sch name = 1B3
```

```
#set_property PACKAGE_PIN B15 [get_ports {store_out}]
#
     set property IOSTANDARD LVCMOS33 [get ports {store out}]
##Sch name = 1B4
set_property PACKAGE_PIN B16 [get_ports {clk_sys}]
     set property IOSTANDARD LVCMOS33 [get ports {clk sys}]
## Implementation Assist
## These additional constraints are recommended by Digilent, DO NOT REMOVE!
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set property CONFIG MODE SPIx4 [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
Final Testbench
```

--TESTBNECH FOR INTEGRATED MIDI SYSTEM

```
--Library Declarations
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric_std.all;
-- Testbench Entity Declaration
ENTITY midi main tb IS
END midi_main_tb;
-- Testbench declarations
ARCHITECTURE testbench OF midi main tb IS
signal clk ext : std logic := 'o';
signal midi : std_logic := '1';
component midi_shell is
       Port (
                    CLK EXT
                                   : in std logic;
                    midi_input_port
                                             : in std_logic;
```

```
dac_data_out_port
                                            : out std_logic;
                    data valid port
                                          :out std logic
                                                              );
end component;
constant clk_period : time := 10ns;
begin
uut: midi_shell port map(
CLK_EXT => clk_ext,
midi_input_port
                    => midi);
-- Clock process definitions
clk_process :process
begin
 clk ext <= 'o';
 wait for clk_period/2;
 clk_ext <= '1';
 wait for clk_period/2;
end process clk_process;
stim_proc:process
begin
```

--give initial data, let it shift out, ends at high 1 idle

```
wait for 10000*clk_period;
wait for 10*clk period;
----an irrelevant signal, should be ignored,
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
-- bad status
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
```

```
--end
midi <= '1';
wait for 32000*clk period;
----a malformed signal, should be ignored,
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
```

```
midi <= '1';
wait for 3200*clk period;
wait for 32000*clk period;
--send proper signal
---status of note (note on)
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 32000*clk_period;
```

```
--value of note
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk period;
--velocity of note
midi <= '0';
wait for 3200*clk_period;
```

```
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
wait for 100000*clk period;
 --add another note
--first set of ten bits-status of note
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk period;
--value of note
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk_period;
--velocity of note
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
```

```
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 20 ms;
--add a third note
--first set of ten bits-status of note
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 32000*clk period;
--value of note
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
```

```
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk period;
--velocity of note
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
wait for 20 ms;
wait for clk period;
--release the third note
--first set of ten bits-status of note
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
--status
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
--end status
midi <= '1';
wait for 32000*clk_period;
--value of note
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
```

```
midi <= '1';
wait for 32000*clk period;
--velocity of note
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
```

wait for 100*clk_period;

```
wait; end process stim proc;
```

END;

Intermediate Testbench

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity midi tb is
end midi_tb;
architecture testbench of midi tb is
Component midi_controller IS
port(
                clk port
                                               : in std_logic; --1 MHz serial clock
                       : in std_logic; --midi signal (looking for o after 1 idle)
        midi_port
                delete port
                                 : in std logic;
                                                       --controller signals
                                   : in std logic;
               store_port
               add port
                                   : out std logic;
               update_port
                                   : out std logic;
               reset_port
                                   : out std logic;
                check en port : out std logic;
               velshift_en_port : out std_logic;
               valshift en port : out std logic;
               statshift en port : out std logic;
               TCbaud port
                                   : out std logic);
```

end component midi controller;

```
component midi datapath is
 port(
                                              : in std logic; --1 MHz serial clock
               clk port
       midi port
                      : in std logic; --midi signal (looking for o after 1 idle)
                         : in std logic; --high during middle of baud period (except for 1st bit)
       TCbaud port
                              : in std logic vector(4 downto o);
               veladdr port
               add port
                                  : in std logic;
                                  : in std logic;
               update port
               reset port
                                  : in std logic;
               check en port : in std logic;
               velshift en port : in std logic;
               valshift en port : in std logic;
               statshift en port : in std logic;
               delete port
                                : out std logic;
                                                     --controller signals
                                  : out std logic;
               store port
               velocity port
                               : out std logic vector(7 downto o));
end component midi datapath;
component midi math is
 port(
               clk port
                                             : in std logic; --1 MHz serial clock
               yval port
                               : in signed(15 downto 0);
               velocity port
                                 : in std logic vector(7 downto o);
                          : out std logic vector(4 downto 0); --addresses to read velocity (register)
       raddr vel port
       raddr yval port
                           : out std logic vector(15 downto 0); -- read yval (BROM)
       result port
                        : out signed(15 downto 0));
end component midi math;
Component blk mem gen y IS
PORT (
 aclk: IN STD LOGIC;
```

```
s axis phase tvalid: IN STD LOGIC;
 s axis phase tdata: IN STD LOGIC VECTOR(15 DOWNTO 0);
 m axis data tvalid: OUT STD LOGIC;
 m axis data tdata: OUT STD LOGIC VECTOR(15 DOWNTO o)
);
end component blk mem gen y;
--inputs
signal CLK, delete, store, add ,update, reset, TCbaud: std logic := 'o';
signal statshift, velshift, valshift, check en: std logic := 'o';
signal midi: std logic:= '1';
--address to read note velocity (25 locations)
signal raddr vel: std logic vector(4 downto o) := "00000";
--note velocity (8-bit number)
signal velocity : std_logic_vector(7 downto o) := (others => 'o');
--input to brom address
signal raddr yval : std logic vector(15 downto o) := (others => 'o');
--signed y value outputted from brom
signal yval : signed(15 downto o) := (others => 'o');
signal s axis valid: std logic := '1';
--outputs
constant clk period : time := 10ns;
begin
controller : midi_controller PORT MAP(
               clk port => CLK,
       midi port => midi,
               delete port => delete,
               store port => store,
```

```
add port => add,
               update port => update,
               reset port => reset,
               check en port => check en,
               statshift en port => statshift,
               velshift en port => velshift,
               valshift en port => valshift,
               TCbaud port => TCbaud);
datapath: midi datapath PORT MAP(
   --control signals and clk
               clk port => CLK,
               delete port => delete,
               store port => store,
               add port => add,
               update port => update,
               reset port => reset,
               check en port => check en,
               statshift en port => statshift,
               velshift en port => velshift,
               valshift en port => valshift,
               TCbaud_port => TCbaud,
               --midi input
               midi_port => midi,
               --velocities /address for math
               veladdr port => raddr vel,
               velocity port => velocity);
math:midi_math PORT MAP(
               clk port => CLK,
       yval port => yval,
```

velocity port => velocity,

raddr_vel_port => raddr_vel,
raddr_yval port => raddr_yval);

```
BROM: blk_mem_gen_y PORT MAP(
              aclk => CLK,
        s axis phase tvalid => s axis valid,
        s axis phase tdata => std logic vector(raddr yval),
        std logic vector(m axis data tdata) => yval);
clk proc: process
BEGIN
CLK <= 'o';
wait for clk_period/2; --100 MHz clock
CLK <= '1';
wait for clk_period/2;
END PROCESS clk proc;
stim_proc: process
begin
       --give initial data, let it shift out, ends at high 1 idle
  wait for 10000*clk period;
  wait for 10*clk period;
  ----an irrelevant signal, should be ignored,
  midi <= 'o';
  wait for 3200*clk_period;
  midi <= 'o';
  wait for 3200*clk period;
  midi <= 'o';
```

```
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
-- bad status
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
--end
midi <= '1';
wait for 32000*clk period;
----a malformed signal, should be ignored,
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
wait for 32000*clk period;
--send proper signal
---status of note (note on)
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk period;
--value of note
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 32000*clk_period;
--velocity of note
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
```

```
wait for 3200*clk_period;
midi <= '0';
 wait for 3200*clk_period;
 midi <= '1';
 wait for 3200*clk period;
 wait for 100000*clk_period;
 --add another note
--first set of ten bits-status of note
 midi <= '0';
 wait for 3200*clk_period;
 midi <= '0';
 wait for 3200*clk period;
 midi <= '0';
 wait for 3200*clk period;
 midi <= '0';
 wait for 3200*clk_period;
 midi <= '1';
 wait for 3200*clk_period;
 midi <= '1';
 wait for 3200*clk_period;
 midi <= '0';
 wait for 3200*clk_period;
```

```
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 32000*clk_period;
--value of note
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
```

```
midi <= '1';
wait for 32000*clk period;
--velocity of note
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
```

wait for 20 ms;

```
--add a third note
--first set of ten bits-status of note
midi <= '0';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= '1';
wait for 32000*clk period;
```

```
--value of note
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk_period;
--velocity of note
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
```

```
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
wait for 20 ms;
wait for clk period;
--release the third note
--first set of ten bits-status of note
midi <= 'o';
wait for 3200*clk_period;
```

```
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
--status
midi <= '0';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk period;
--end status
midi <= '1';
wait for 32000*clk period;
--value of note
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
```

```
midi <= 'o';
wait for 3200*clk period;
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= '0';
wait for 3200*clk period;
midi <= '1';
wait for 32000*clk period;
--velocity of note
midi <= '0';
wait for 3200*clk_period;
midi <= '1';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
midi <= 'o';
wait for 3200*clk_period;
```

```
midi <= '1';
 wait for 3200*clk period;
 midi <= 'o';
 wait for 3200*clk_period;
 midi <= 'o';
 wait for 3200*clk_period;
 midi <= 'o';
 wait for 3200*clk period;
 midi <= 'o';
 wait for 3200*clk_period;
 midi <= '1';
 wait for 3200*clk_period;
 wait for 100*clk period;
 wait;
end process stim proc;
end testbench;
```

*Note regarding the intermediate testbench:

This testbench began with only a controller component as the uut. Once the controller was working, the datapath was added, and once that worked, the math and blk_mem_gen_y LUT was added. The SPI transmission is included in the final testbench.