

David's Universal Number Kounter

David Farrell


May 2025

1 Introduction

David's Universal Number Kounter, "dunk", is a fully-16-bit micro-coded CPU designed in Logisim-evolution. Let me explain those terms. First, "fully-16-bit": everything in dunk has a 16-bit bit width. The registers, buses, instructions, and even memory cells in dunk are 16 bits in width. Memory is addressed in 16 bit words, rather than bytes; each memory address (themselves 16 bits) refers to a 16 bit word in main memory, and read and write operations only deal with these 16-bit words. This is for simplicity; this project was created as an educational exercise, and the broad design was established at a time where my knowledge of CPU architecture was more limited. By "micro-coded", I mean that every machine code instructions is translated on-the-fly by the control unit into a sequence of so-called "micro-code instructions" which instruct the various parts of the CPU on how to actually carry out the instructions. While a machine code instruction might be something like, "load the value of memory at the address stored in register 1 into register 2", micro-code instructions are much more granular; for instance, the aforementioned instruction would be carried out by the sequence "output the value of register 1 to the address bus; send the output of the memory unit to the data bus; write the content of the data bus to register 2". As for Logisim-evolution; [Logisim](#) is (was) "an educational tool for designing and simulating digital logic circuits" created in 2005 by Google software engineer Dr. Carl Burch. It is a schematic-based editor, and is (was) used widely as a learning tool¹. Unfortunately, active development of Logisim was discontinued by Burch in 2011. Fortunately, Logisim is open source, and the open-source community actively maintains a fork, [Logisim-evolution](#). For brevity's sake, I will refer to Logisim-evolution simply as "logisim".

1.1 Why is it called that?


During the creation of dunk, I jokingly named the program counter register the "program kounter". This is in homage to a 2021 [tweet](#) by twitter user @6thgrade4ever:



The joke stuck, and the program counter register is referred, everywhere in the assembler and .circ file itself, to as the program kounter. For instance, "pk" addresses the register in the assembly language. When it came time to actually put a name to this project, naturally I named it "*David's* universal number kounter". Being a turing machine, it is quite literally a universal number counter². Now, this is not to imply that I consider myself among "the most consequential figures in the tech world"; in fact, the whole time - up until it came time to source an image to insert into this pdf - I actually thought I was referring to the alt-text on [xkcd 2347](#),

¹I encountered it in Physics140 at the University of Auckland during my undergrad, though I had used it several years beforehand


²So long as you don't try to count above 2^{64}



which does *not* contain the phrase “the most consequential figures in the tech world”. As it happens, it *also* doesn’t contain the phrase “ronald’s universal number kounter”, which instead comes from @6thgrade4ever’s tweet.

2 Quick Start: Getting Something To Happen

Open “dunk.circ” in logisim. There you will see the various components, and wires between them. The quickest way to get something to happen is to load one of the example binaries from the folder “examples/bin” into memory and turn on auto-tick. To do this, right-click on the RAM unit (top right) and select “Load Image...”;



Then navigate to and select one of the assembled examples under examples/bin. You can then manually tick the clock with the hotkey “Ctrl+T”, or you begin automatic ticking with “Ctrl+K” or selecting “Auto-Tick Enabled” under the “Simulate” menu. The simulation should then begin, and the CPU will run the code. The speed of Auto-Tick can be changed under the “Simulate” menu; I recommend cranking it up. Try running the binary `examples/bin/hello_world`. I’m sure you’ll be surprised by what happens.

3 The Instruction Set And Assembler

Dunk uses an instruction set comparable to a slimmed-down version of the x86 instruction set. Associated with dunk is the assembler “dunkasm”, which compiles dunk assembly files into runnable machine code³. The

³Due to a quirk in Logisim’s interface, to avoid unnecessary clicking, I have set the compiler to, by default, output the binaries in “v3 hex words addressed” format, which is actually a text file containing the binary code in hex format. It can produce raw

assembly language features some quality-of-life improvements over the typical assembly language, as I don't expect there to ever exist a compiler for a high-level language for dunk (at least, not the logisim version), so I wanted to make the assembly language pleasant to use. A fairly immediate example of this is the *human-readability* of instructions. For instance, in place of something like “bgez”, as in the RISC-V instruction set RV32I, I named my analogue “goto_if_nonnegative”. The other main QOL feature is *aliases*. The commands “alias” and “dealias” allow one to define and undefine aliases; for instance, the command `alias x r0` defines an alias “x”, instances of which the assembler will replace with the string “r0”. Instructions, registers, memory addresses and constants can all be given aliases. The specific behaviour of syntax rules for aliases will be detailed elsewhere in the docs. The assembler also has inbuilt aliases, such as, for instance, the alises “argument1”-“argument9”, where `argumentN`, for N from 1-9, is replaced by `r[8+N-1]`, which are general-purpose registers, but, by convention, used to pass arguments to functions⁴. To see this in action, consider the following code snippet, defining a simple function to compute the remainder of an integer on division by another.

```
alias x r0
alias y r1

remainder:
    set x argument1
    set y argument2

    remainder_loop:
        subtract x y

        goto_if_negative x remainder_done

        goto remainder_loop

remainder_done:
    add x y
    set result1 x
    return
```

The calling code can then access the result in the register `argument1`, since `x` is `argument1`, which is modified in place. Additionally, there is a built-in alias `result1` which also refers to `r8`, purely to allow the user to distinguish between when `r8` is being used to pass as argument, or as a return value.

Another example of the quality-of-life features of the dunk assembly language can be seen in the hello world example source, `examples/src/hello_world.dasm`: it consists of the single line

```
prints "Hello, world!" PRINT_ADDR
```

Here we see the inbuilt string-printing intruction, which supplies the address of a byte-string to the string-printing unit connected to the terminal, which accesses the memory directly. In earlier iterations, I sent characters one-by-one to the terminal via a hand-written function, but this was very slow, considering logisim's simulation would max out at around 30Hz (a far cry from the 2GHz seen in modern hardware), so I build the string-printing unit to send a character to the terminal at each clock-edge, until a null terminator is encountered. We also see that string literals are presented inline; the assembler stores the literals in the strings section of the produced binary, which follows the code, and inserts the address of the string in place of the string literal in the code. Therefore one can write a “hello world” that looks not dissimilar to a line one might encounter in python. Trailing the string is `PRINT_ADDR`, which is an alias for `0xfffc`, which is the address of the memory-mapped write-only register connected to the string-printing unit.

binary via the `-b` flag.

⁴This can also be done using the stack, but the relative position of the stack after a `call` is not consistent; see the section on preservation of registers

4 Architecture; How DUNK Works

Dunk has four main buses: the two control buses, the data bus, and the address bus. The control buses run in parallel, issuing microcode instructions to the units. These are decoded internally by each unit into signals determining how the unit will transform its internal state or output data onto any buses. The two buses allow dunk to execute up to two opcodes at a time, allowing for a degree of parallelism, which improves performance. The data bus is used to send general-purpose data between units, and the address bus is used to address memory. The buses are controlled by registers; each clock cycle, the control buses are updated to output the current output of the control bus, and the data bus updates to output what ever is being sent to it by any of the various units, and similarly for the address bus. The control and data buses are updated on the rising edge of the clock, while the address bus is updated on the falling edge, to allow memory read microcodes to be issued during the same clock cycle as memory addresses are sent to the address bus. There are additional microcode instructions to prevent the data and address buses from being updated, or for one to assume the value of the other.

Inside dunk's control unit, there are three ROMs. One is the decoder ROM, and the other two are microcode ROMs. The decoder ROM is fed the opcode of an instruction fetched from memory, and inputs this as the address into the decoder ROM. The data stored at this address is the address of the microcode for executing that instruction in the microcode ROMs. This is then stored in a register, the "MAR", for micro-code address register, which sends its value to the address input of the two microcode ROMs. The values stored in the microcode ROMs are then altered by the "microcode mixer", which inserts any necessary parameters⁵, and then sent out on to the control buses, which control the other units. Every clock cycle, unless stalled, MAR is incremented, progressing to the next micro-operation, until it encounters the "done" microcode, which immediately resets MAR to 0. It then continues incrementing; The first two words in the microcode ROMs contain microcode that fetches the next instruction from main memory, beginning the cycle over again.

The contents of these ROMs, additionally the ROM for the real-time disassembler, are generated by the dunk programmer, which can be found under `utils/dunkprog`. In `utils/dunkprog/include` one can find header files defining the instruction opcodes (`opcodes.h`) and the microcodes (`microops.h`). The main file `utils/dunkprog/src/dunkprog.c` contains the microcode sequences for the instructions.

4.1 The Units

DUNK contains 5 main units, which may be seen laid out accross the top of the schematic; the control unit, which issues microcode instructions, the registers unit, which contains the 16 general-purpose registers, the arithmetic logic unit, which performs arithmetic and logic operations, the *special* registers unit, which contains registers with specific purposes and non-standard behaviour, and the memory controller, which handles the reading and writing of main memory, as well as memory-mapped I/O. The leftmost unit, reading "instr disp", is the real-time disassembler/debugger, which prints instructions, as they are executed, in the syntax of dunk assembly. This unit does not affect the functioning of the CPU, and may be turned off using the attached button. It features a specialised "micro-clocked" architecture, which will be discussed in another section.

4.1.1 The Control Unit

4.1.2 The Register Unit

4.1.3 The Special Register Unit


4.1.4 The Arithmetic Logic Unit

4.1.5 The Memory Controller


5 Single Instruction Mode and Real-Time Disassembling: The Microclock

The real-time disassembler presents the assembly code (sans aliases) of the current instruction being run. To achieve this, I needed to produce ASCII strings of variable length, actively decoded at runtime, with parameters inserted, in a human-readable format, in a way that can be displayed instantaneously inside logisim. This is not possible. Indeed, the terminal to which it is connected only accepts *one* ASCII character per rising-edge of the clock. So, how does it work? It takes advantage of a quirk of logisim's simulation model. Consider the following schematic.


⁵Which parameters - and where they can be fetched from - is encoded in the microcodes themselves. Typically, they are stored in the upper byte of the instruction, or an "overflow word" following the instruction in memory



A logical analysis of this circuit shows that it always outputs a logical 0. Indeed, in formal logic notation, $p \wedge \neg p = \perp$ for any p . However logisim doesn't use any internal formal logic algebra; rather, it computes the values in "propagation steps". Under the **Simulate** menu, one can disable auto-propagate, and step through the propagation steps with **Single-Step Propagation**;




In doing so, one can observe the following. If the input pin in the above schematic is set to 1, a single propagation set propagates this value along the wires leading to the AND and NOT gates. A second propagation step, and the AND and NOT gates change their output according to their *current* inputs. The AND gate is currently receiving a 1 from the pin, and a 1 from the NOT gate which, at the time of the propagation step, has not yet updated its output. Therefore, the AND gate outputs a 1;




Another propagation step, and the AND gate updates its value according to the newly low input coming from the NOT gate. As a result, the output of the circuit is not constant 0, but very, very briefly, 1. This is a real effect; a physical implementation of the above circuit will display a brief bump when the input changes from low to high. However, this effect cannot be taken advantage of; the duration, voltage, etc of this bump varies with environmental factors such as temperature and humidity, and so any circuits intentionally using this effect to achieve an outcome will be unreliable, and will exhibit unpredictable metastability. However, in logisim, this *is* reliable. If the above circuit is connected to the clock input of a D-flip flop, *it will be updated whenever the input to the AND gate rises*.



One can think about it in the following way. Each of the wires and base components in logisim is a register, clocked by a clock much faster, but locked in phase with, any clock inside a logisim circuit, and the circuit components only change their values as this “micro-clock” ticks. In fact, one can actually *extract* the micro-clock signal; consider the following circuit.




Of course, this is illegal; if simulation is enabled, whenever the clock rises, logisim will throw its hands up and declare “oscillation apparent” and pause the simulation. So it is necessary to sample only finitely many (preferably, as few as possible) micro-clock cycles. For example, the following circuit gives 5 micro-clock cycles before stopping.




Note the presence of *buffers* in the above (the not gates missing their pom-pom). Buffers are 1-input 1-output gates whose output matches their input. According to Burch, the creator of logisim, “*Buffers are the most useless of the gate components provided in Logisim*”. They are, however, incredibly useful in the micro-clocked domain, as they introduce a single micro-tick (half of a micro-clock cycle) of delay. This is used above to delay the rising edge of the clock by two micro-ticks, so that the next rising edge is omitted one micro-tick after the previous has fallen. Buffers are indispensable when working with the micro-clock, as one has to account for oftentimes an unpredictable number of micro-ticks delay before a signal propagates to a destination, so it is important to delay “write” signals to registers by the appropriate amount, otherwise the wrong value will be saved. This is made even more important by the fact that logisim components have differing propagation times. The humble gate, i.e., an AND or OR gate, as we’ve seen, outputs its updated value in one micro-tick. More complicated components however have longer delays (which, Burch admits, are chosen more-or-less arbitrarily). For example, a D flip-flop takes three micro-clock cycles before its value propagates to its output. Additionally, a signal takes one micro-tick to pass into a sub-circuit. Dunk itself, as a whole, takes up to 50 micro-clock cycles to stabilise after a clock edge. Moreover, an innocent change in one part of a circuit can cause unpredictable delays in other parts of a circuit. The result of all these factors is that working with the logisim micro-clock can be quite tedious and difficult. However, the real-time debugger is incredibly handy, so it was worth it. But first, let’s look at how the simpler of the two micro-clocked features operates.

5.1 SI Mode

Upon enabling SI mode, execution is paused, and the clock output from the control box is switched into micro-clock mode. Whenever the “run instruction” button is pressed, the signal is latched by an SR latch, and the control box begins sending out a sequence of clock signals. To do this, an SR latch is set. The output of this latch is sent to the clock line of the CPU. It is also sent to the SR latch’s reset input, after being delayed by a “md 100” unit, which consists of 100 buffers,




enough to allow the CPU to stabilise after the clock edge. This signal is then delayed a further 100 micro-ticks, and this signal is fed back into the SR latch's set input - AND'd with the output of the SR latch that indicates an instruction is being run. When the control unit detects a "done" microcode, it sends a signal to the control box to unset this SR latch, so that the clock latch can no longer be set. Additionally, the clock signal is used by a register to count up to a maximum of 25 rising edges, before the clock is disabled. This is to prevent logisim from detecting an oscillation and halting the simulation.



The resulting effect is that the CPU executes a single instruction and halts.


5.2 The Real-Time Dissassembler




The way the real-time dissassembler works as follows. When an instruction begins, it obtains the opcode, and any relevant additional words (as they come in) from the control unit. It produces a divided micro-clock signal, which it both sends as the clock to the display terminal, as well as to clock an internal 5-bit counter. This counter provides the first 5 bits of an address given to an internal ROM, with 13 bit address width and 18 bit data width. The remaining bits of the address are the opcode of the instruction. This ROM contains code generated by the programmer (dunkprog). When the counter is 0, the address points to a block of code given by the opcode of the instruction, which consists of 32 18 bit words, and the counter increments this address up to a maximum of $(\text{opcode} \ll 5) + 32$. The first section of this code block is the name of the instruction, in ASCII,

followed by the word 0xa0. The ASCII is sent as output to the display terminal, which accepts 7-bit ASCII codes. Therefore, when an instruction begins, the name of the instruction is printed to the display terminal.

The word 0xa0 has, as its first 7 bits, the ASCII code for a space character, and as its 8th bit, a 1. This 1 in the 8th bit signals the dissassembler to switch from printing the instruction name to printing the instruction parameters. Following the 0xa0 word, the remainder of the 32 word code block consists of copies of a single 18-bit word, which contains information used by the three parameter printer modules to format and print the parameters. The parameters are obtained from the upper byte of the instruction as well as any overflow words, which are provided to the dissassembler both from the control unit and from directly reading the memory output when the relevant words are read in. When parameter printing is started, an SR latch latches high, multiplexing the output to the display terminal to come from the parameter printers, rather than the ROM directly. The first parameter printer receives this signal, and begins its output. When it is finished, it gives a “done” signal, activates the next parameter printer.



The way the parameter printers work is as follows. The relevant 6 bits of the 18 bit parameter encoding in the ROM is fed in, and used to choose which of the possible output sequences is given, by the following sub-unit.



The lower 3 bits of this details the parameter type, and the upper 3 bits describe the source of the parameter value; either the first or second nibble of the upper byte of the instruction word, or an overflow word. The dissassembler’s internal counter is latched at the time of activation, and subtracted from the current value, to

obtain a counter starting at 0. The values of the given parameters from the instruction are used to populate the characters in the output sequence, mediated by the parameter encoding. The parameter printer begins by outputting the first character in the determined character sequence, and, when the counter increments, moves onto the second, and so on. A character sequence is followed by a byte with a 1 in the 8th place, signalling to the parameter printer that it is finished. This bit often spuriously comes high, while the signals are propagating, so it is put through a sequence of SR latches, adding a propagation delay, which are reset if the bit falls. This ensures that the parameter printer only sends a “done” signal when it is genuinely done. The output of the parameter printer is an ASCII-encoded, readable string describing, in the dunkasm syntax, the corresponding parameter given to the instruction. This is sent to the display terminal and printed on every micro-clock edge. When done, the parameter printer signals to the next-in-line to begin its printing. When the full instruction, with its parameters, are printed, the counter is reset.

During some cycles of the micro-clock, the output of the parameter printer will fail to have suitably updated in time to give the correct output to the display terminal. In such cases, the output is almost always the 7-bit word 0x0, which has no effect on the display terminal, and the correct ASCII character will be supplied at the next micro-clock cycle. This does, however, have the effect that the typical output of the disassembler is not the full 32 characters in length, as some incrementations of the 5-bit counter are wasted. This minor shortcoming is not regarded as worth fixing.

Due to its high number of propagation steps per clock cycle, the real-time disassembler reduces the speed of logisim’s simulation greatly. This is not important in most situations where it would be of use. I have included a button which may be used to deactivate it. Curiously, it seems that, for the resulting speed-up to take effect, logisim’s simulation must first be paused and then unpaused.