## Instruction Set

## David Farrell

## March 2025

## 1 Micro-instructions

- 0x0000 do nothing
- 0x0001 begin instruction (and increment pk)
- OxNKO2 output srN to data bus for K clock cycles
- OxNKO3 output srN to addr bus for K clock cycles
- OxNKO4 output \*srN to data bus for K clock cycles
- OxNKO5 output \*(srN+offs) to data bus for K clock cycles
- 0xN006 write to srN from data bus
- OxN\_1M Special register N special function M
- 0x0010 increment pk
- 0x0011 write to pk from tmpA if data bus is zero; increment otherwise
- $\bullet\,$  0x0012 write to pk from tmpA if data bus is nonzero; increment otherwise
- 0x0013 write to pk from tmpA if data bus is negative; increment otherwise
- 0x0014 write to pk from tmpA if data bus is non-negative; increment otherwise
- 0x0015 write to pk from tmpA if data bus is positive; increment otherwise
- 0x0016 write to pk from tmpA if data bus is non-positive; increment otherwise
- 0x0K17 output tmpA to pk via secret bus for clock cycles
- 0x0K18 output tmpB to pk via secret bus for clock cycles
- 0x1010 increment sp
- 0x1011 decrement sp
- OxNK20 output rN to data bus for K clock cycles
- $\bullet$  0xNK21 output rN to addr bus for K clock cycles
- 0xNK22 output \*rN to data bus for K clock cycles
- OxNK23 output \*(rN+offs) to data bus for K clock cycles
- $\bullet$  0xN024 write to rN from data bus
- 0x0025 write data bus to \*(addr bus)
- 0x0027 write data bus to \*(addr bus+offs)
- $\bullet$  0x0K28 output \*(addr bus) RAM to data bus for K clock cycles
- 0x0K29 output \*(addr bus+offs) RAM to data bus for K clock cycles
- OxNM(4+K)A output ALU operation A on (rN, rM) to data bus for K clock cycles

- 0xN030 set I/O pin N to input mode
- $\bullet$  0xN031 set I/O pin N to output mode
- $\bullet$  0xN032 set I/O pin N to low
- $\bullet$  0xN033 set I/O pin N to high
- $\bullet\,$  0xN034 output I/O pin N to data bus
- $\bullet\,$  0xN035 write data bus to I/O pin N
- Oxfffe end instruction
- $\bullet$  Oxffff reset everything