MSOC

Dec. 11, 2020

Neural Network Acceleration Using HLS Solution

Presenter: Ting-Yung Chen, Yu-Cheng Lin, I-Hsuan Liu


Team#: 1

Outline

- Introduction
- Design Optimization
- Challenges and Solutions
- HLS Debugging Insights
- Vitis acceleration on U50


Introduction

- Implement a Deep Learning algorithm for handwritten digit recognition using HLS
- Workflow overview




Neural Network architecture

- Two Convolution Layers
- Two Pooling Layers
- Two Fully-connected Layers



Dataflow pipelining


- There are three main functions, and they are called sequentially
 - Convolution, Pooling, Fully-connected
- Parallelizing the execution of convolutional and pooling layers
 - Don't need to wait until convolution completes
 - Data streams were added between the functions
 - PINGPONG buffers were added in each layer



Conv. Layer

```
for (i = 0; i < CONV1_BUFFER_SIZE; i++) {
   check_read(in, placeholder);
   conv_buff.shift_up(0);
   conv_buff.insert_top(placeholder, 0);
for (i = 0; i < (IMAGE_SIZE - CONV1_KERNEL_SIZE + 1); i += CONV1_STRIDE){
   for (j = 0; j < (IMAGE SIZE - CONV1 KERNEL SIZE + 1); j += CONV1 STRIDE) {
      #pragma HLS PIPELINE II=20
                                                                                                 Read the initial data
          // #pragma HLS UNROLL complete
          for (row_offset = 0; row_offset < CONV1_KERNEL_SIZE; row_offset++){</pre>
                                                                                                                    into line buffer
             #pragma HLS UNROLL complete
             for (col_offset = 0; col_offset < CONV1_KERNEL_SIZE; col_offset++){</pre>
                 #pragma HLS UNROLL complete
                 for (channel offset = 0; channel offset < CONV1 CHANNELS; channel offset++)
                     #pragma HLS UNROLL complete
                     int t1, t2;
                    static float24_t val1, val2;
                     t1 = row_offset * IMAGE_SIZE * IMAGE_CHANNELS;
                    t2 = col_offset * IMAGE_CHANNELS;
                     val1 = conv_buff.getval(t1 + t2 + channel_offset, 0);
                    val2 = weight[row_offset][col_offset][channel_offset][filter];
                     sum += val1 * val2;
                                                                                                Do filtering
          float24_t out_val = sum + bias[filter];
          out_val = (out_val > float24_t(0)) ? out_val : float24_t(0);
          out <<out_val;</pre>
         ((j + CONV1_STRIDE < (IMAGE_SIZE - CONV1_KERNEL_SIZE + 1))) {</pre>
          for (int p = 0 ; p < IMAGE_CHANNELS; p++){</pre>
             check_read(in, placeholder);
             conv_buff.shift_up(0);
             conv_buff.insert_top(placeholder, 0);
                                                                                                  Pre-read data into line
       lse if ((i + CONV1_STRIDE < (IMAGE_SIZE - CONV1_KERNEL_SIZE + 1))
             && (j + CONV1 STRIDE >= (IMAGE SIZE - CONV1 KERNEL SIZE + 1))) {
          for (int p = 0; p < CONV1_KERNEL_SIZE * IMAGE_CHANNELS; p++){</pre>
                                                                                                                     buffer if row ends
             check_read(in, placeholder);
             conv buff.shift up(0);
             conv_buff.insert_top(placeholder, 0);
```

Pooling layer



Fully Connected Layer

```
void fc layer1(hls::stream<float24 t> &out, hls::stream<float24 t> &in,
        float24 t weight[FC1 WEIGHTS H][FC1 WEIGHTS W],
        float24 t bias[FC1 BIAS SIZE]) {
   float24 t read;
   float24 t output[FC1 ACT SIZE] = { 0 };
   // #pragma HLS ARRAY PARTITION variable=weight complete
   check read(in, read);
   for (int i = 0; i < FC1_WEIGHTS_W; i++)</pre>
       output[i] = weight[0][i] * read;
   for (int j = 1; j < FC1_WEIGHTS_H; j++) {
        check read(in, read);
        for (int i = 0; i < FC1_WEIGHTS_W; i++) {</pre>
            #pragma HLS UNROLL complete
            output[i] += weight[j][i] * read;
   for (int i = 0; i < FC1 WEIGHTS W; i++){
        float24 t out val = output[i] + bias[i];
       out val = (out val > float24 t(0)) ? out val : float24 t(0);
       out <<out val;
```

Accumulate partial products

Output results

Word length Reduction

 Fixed point operations are less precise, use less hardware and won't affect the global accuracy of the Neural Network

```
#include "ap_fixed.h"
typedef ap_fixed<WIDTH, INT_WIDTH> fixed_p;
```

- Fixed point arithmetic uses significantly fewer resources for basic operations
- Original design use float width of 32 and int width of 12 for implementation

```
#define EXP_WIDTH 32
#define INT_WIDTH 12
```

Reduce word length under allowable accuracy loss, e.g. (16,4) is enough

Optimize FIFO size

Config dataflow command

```
config_dataflow -default_channel fifo -fifo_depth 150
```

- If not specified, it is default fulfill by PINGPONG buffer
- FIFO depth is a tradeoff between hardware resource and latency
- Set FIFO depth to 10

Parallelize and Pipeline

Convolution operations UNROLL

```
for (filter = 0; filter < CONV1 FILTERS; filter++) {
   // #pragma HLS UNROLL complete
   sum = 0;
   for (row offset = 0; row offset < CONV1 KERNEL SIZE; row offset++){
       #pragma HLS UNROLL complete
       for (col offset = 0; col offset < CONV1 KERNEL SIZE; col offset++){</pre>
           #pragma HLS UNROLL complete
           for (channel offset = 0; channel offset < CONV1 CHANNELS; channel offset++)
               #pragma HLS UNROLL complete
               int t1, t2;
               static float24 t val1, val2;
               t1 = row offset * IMAGE SIZE * IMAGE CHANNELS;
               t2 = col offset * IMAGE CHANNELS;
               val1 = conv buff.getval(t1 + t2 + channel offset, 0);
               val2 = weight[row offset][col offset][channel offset][filter];
               sum += val1 * val2;
```

Convolution operations PIPELINE

Comparison

	Original	UNROLL filter operations	Word length Reduction FIFO=10	PIPELINE
Latency	539, 684	256, 786	184, 204	447, 166
BRAM (%)	14	13	8	6
DSP (%)	9	589	265	3
FF (%)	29	59	17	15
LUT (%)	14	113	25	13

HLS Debugging

Csim

Large array size initialization leads to compile error

```
float24_t fc_layer1_weights[576][120] = {0.075783, 0.076267, 0.132234, -0.163968, 0.119929, -0.127198, -0.053471, -0.101884, -0.017365, -0.096139, -0.135449, 0.067226, 0.051957, -0.142047, -0.166744, 0.159165, -0.080644, 0.011216, -0.164717, -0.131069, -0.119039, -0.156155, -0.045792, 0.019286, 0.015486, -0.000664, -0.049182, -0. 148958, -0.076115, -0.068917, -0.049044, 0.036929, -0.134843, -0.097139, 0.005907, 0.029125, 0.022657, 0.157794, 0.070759, 0.017073, 0.143593, -0.079946, -0.162674, -0. 101664, -0.164730, -0.169723, -0.155077, -0.092246, 0.114661, 0.056274, 0.134112, -0.017957, -0.095586, 0.061802, 0.049811, 0.039654, -0.079547, -0.136659, 0.010998, 0. 101880, -0.058070, -0.095349, 0.019299, 0.076037, -0.132955, 0.115853, -0.136334, 0.170343, 0.011617, -0.070295, -0.058128, -0.138204, -0.045440, -0.094381, 0.084882, -0.169541, -0.021891, 0.137458, 0.125114, 0.068998, 0.122854, -0.006618, -0.154524, 0.169891, -0.104682, 0.116913, 0.153831, -0.155533, 0.150546, -0.062595, -0.021405,
```

- Synth
 - Set directives with non-exist name
 - Set wrong directives (PIPELINE for # filters in CNN2)
- Cosim
 - Deadlock situation

HLS Debugging


- Cosim mismatch
 - Pass Csim & No warning at Synth
 - If empty occurs, pixel will loss!

```
for (i = 0; i < CONV1_BUFFER_SIZE; i++) {
    if (in.empty() == 0) {
        in >> placeholder;
        conv_buff.shift_up(0);
        conv_buff.insert_top(placeholder, 0);
    }
}
```

```
void check_read(hls::stream<float24_t>& in, float24_t& out_val){
    // #pragma
    while(true){
        if(in.empty() == 0){
            in >> out_val;
            break;
        }
    }
}
```

```
for (i = 0; i < CONV1_BUFFER_SIZE; i++) {
    check_read(in, placeholder);
    conv_buff.shift_up(0);
    conv_buff.insert_top(placeholder, 0);
}</pre>
```

Vitis Acceleration



Fixed Point Arithmetic

 Fixed point operations are less precise, use less hardware and won't affect the global accuracy of the Neural Network

```
#include "ap_fixed.h"
typedef ap_fixed<WIDTH, INT_WIDTH> fixed_p;
```

- Fixed point arithmetic uses significantly fewer resources for basic operations
- We use word length of 16 and int width of 4 for implementation

```
#define EXP_WIDTH 16
#define INT_WIDTH 4
```

Host program

Create context, command, queue, program and kernel

```
cl::Context context(device);
cl::CommandQueue q(context, device, CL_QUEUE_PROFILING_ENABLE);

cl::Program::Binaries bins = xcl::import_binary_file(args.binary_file);
devices.resize(1);
cl::Program program(context, devices, bins);
cl::Kernel convolve_kernel(program, args.kernel_name);
```

Buffer allocation for all input activations & weights

```
cl::Buffer buffer_input(context, CL_MEM_READ_ONLY, frame_bytes, NULL);
cl::Buffer buffer_output(context, CL_MEM_WRITE_ONLY, frame_bytes, NULL);
cl::Buffer buffer_coefficient(context, CL_MEM_USE_HOST_PTR | CL_MEM_READ_ONLY, coefficient_size_bytes, filter_coeff.data());

convolve_kernel.setArg(0, buffer_input);
convolve_kernel.setArg(1, buffer_output);
convolve_kernel.setArg(2, buffer_coefficient);
convolve_kernel.setArg(3, coefficient_size);
convolve_kernel.setArg(4, args.width);
convolve_kernel.setArg(5, args.height);
```

Host program

Writing buffers to FPGA memory

```
q.enqueueMigrateMemObjects({buffer_coefficient}, 0);
q.enqueueWriteBuffer(buffer_input, CL_FALSE, 0, frame_bytes, inFrame.data());
```

Launch the kernel

```
q.enqueueTask(convolve_kernel);
q.finish();
```

Reading buffers from FPGA memory

```
q.enqueueReadBuffer(buffer_output, CL_TRUE, 0, frame_bytes, outFrame.data());
q.finish();
```

Compute software results

```
test(inFrame, outFrame, coefficients, coefficient_size, 512, 10);
```

SW Emulation