
# **MSOC Lab3 Report**

# **Objective**

After completing this lab, we will be able to learn:

- Build a hardware acceleration application on vitis
- Understand the command in vitis platform
- Compare 4 different hardware design examples

#### System diagram




#### **Optimizations**

In this lab, we compare 4 kinds of designs. The following table shows the different of each files.

	1	2	3	4
impl.	Naive	Parallel	Dataflow	Array partition
host.cpp	0	1	1	1
K_KpB.cpp	0	0	1	1
K_KA.cpp	0	0	0	1
K_KB.cpp	0	0	0	1

- host.cpp: Version 1 Binds Multiple buffer in 'Mem\_Pointers' and call 'clEnqueueMigrateMemObjects' once, while version 0 calls the function for every buffer.
- K\_KpB.cpp: Version 1 adds 'memcpy' function in I/O and includes additional pragma '#pragma HLS dataflow' and 'max\_read\_burst\_length=256 max\_write\_burst\_length=256' for m\_axi interface.
- K\_KA/K\_KB.cpp: Version 1 includes additional pragma '#pragma HLS array\_partition variable=TMP\_BUF block factor=3 dim=1' compared with version 0.

#### **Application timeline & Observation**



We can have some observation from the above figure:

• KpB in Design 2 starts simultaneouly with KConstAdd, thus having lower latency. This is cause by the event enque process in 'host.cpp'. Host program in Design 1 allows KpB to

execute only after KA is done; however, KpB has no dependency with KA, which waste a lot of time.

- KpB in Design 3 takes much less time compared with Design 2, resulting lower overall latency. This is cause by the databurst transmission specified in the "KpB.cpp" kernel.
- KA and KB takes less cycles, resulting in lower overall latenccy. The '#pragma HLS array\_partition variable=TMP\_BUF block factor=3 dim=1' pragma makes the input bandwidth become 3x due to partition the array into three RAMs.

#### **Profile Summary & Observation**

## Design 1



# Design 2



## Design 3



## Design 4



 The data transfer rate of KpB Design 3 is much higher than Design 2 due to lower latency cause by data burst. • The data transfer rate of KA in Design 4 is much higher than Design 3 due to lower latency cause by array partition.

# Learnt

- The vitis command in host.cpp
- Advantages of databurst and array partition