# Contents

1	Basic Test Results	2
2	ALU.hdl	3
3	AUTHORS	5
4	Add16.hdl	6
5	FullAdder.hdl	7
6	HalfAdder.hdl	8
7	Inc16.hdl	9
8	ShiftLeft.hdl	10
9	ShiftRight.hdl	11

#### 1 Basic Test Results

```
****** TESTING FOLDER STRUCTURE START *******
   Checking your submission for presence of invalid (non-ASCII) characters...
   No invalid characters found.
   Submission logins are: linorcohen
4
   Is this OK?
   ******* TESTING FOLDER STRUCTURE END *******
    ******* PROJECT TEST START *******
   Testing.
9
   Add16 passed test.
   FullAdder passed test.
11
   HalfAdder passed test.
12
13 Inc16 passed test.
   ******* PROJECT TEST END *******
14
15
Note: the tests you see above are all the presubmission tests
   for this project. The tests might not check all the different
17
   parts of the project or all corner cases, so write your own
19 tests and use them!
```

#### 2 ALU.hdl

```
/\!/ This file is part of nand2tetris, as taught in The Hebrew University, and
    // was written by Aviv Yaish. It is an extension to the specifications given
    // [here] (https://www.nand2tetris.org) (Shimon Schocken and Noam Nisan, 2017),
    // as allowed by the Creative Common Attribution-NonCommercial-ShareAlike 3.0\,
    // Unported [License](https://creativecommons.org/licenses/by-nc-sa/3.0/).
    // File name: projects/02/ALU.hdl
8
     * The ALU (Arithmetic Logic Unit).
9
10
     * Computes one of the following functions:
     * x+y, x-y, y-x, 0, 1, -1, x, y, -x, -y, !x, !y,
11
     * x+1, y+1, x-1, y-1, x\&y, x|y on two 16-bit inputs,
12
     * according to 6 input bits denoted zx,nx,zy,ny,f,no.
     * In addition, the ALU computes two 1-bit outputs:
14
     * if the ALU output == 0, zr is set to 1; otherwise zr is set to 0;
15
     * if the ALU output < 0, ng is set to 1; otherwise ng is set to 0.
16
17
18
    // Implementation: the ALU logic manipulates the x and y inputs
19
    \ensuremath{//} and operates on the resulting values, as follows:
20
21
    // if (zx == 1) set x = 0
                                      // 16-bit constant
    // if (nx == 1) set x = !x
                                      // bitwise not
22
    // if (zy == 1) set y = 0
23
                                      // 16-bit constant
    // if (ny == 1) set y = !y
                                      // bitwise not
    // if (f == 1) set out = x + y // integer 2's complement addition
    // if (f == 0) set out = x & y // bitwise and
    // if (no == 1) set out = !out // bitwise not
    // if (out == 0) set zr = 1
28
    // if (out < 0) set ng = 1
29
30
    CHIP ALU {
31
            x[16], y[16], // 16-bit inputs zx, // zero the x input?
33
34
            nx, // negate the x input?
35
            zy, // zero the y input?
36
37
             ny, // negate the y input?
             f, // compute out = x + y (if 1) or x & y (if 0)
38
39
             no; // negate the out output?
40
41
42
             out[16], // 16-bit output
             zr, // 1 if (out == 0), 0 otherwise
43
            ng; // 1 if (out < 0), 0 otherwise
44
45
46
47
        // You're advised to work on the ALU chip in two steps:
        // - First, without handling status outputs (ALU-nostat)
        // - Then, adding the missing functionality for the "full" chip (ALU).
49
        // You only need to submit the "full" ALU, no need to submit the partial
50
51
        // implementation (ALU-nostat).
        // Put your code here:
52
53
        Mux16(a=y, b=false, sel=zy, out=zyres);
54
55
        Not16(in=zyres, out=yNot);
        Mux16(a=zyres, b=yNot, sel=ny, out=nyres);
56
        And16(a=nyres, b=nxres, out=nyresAndnxres);
57
58
        Mux16(a=x, b=false, sel=zx, out=zxres);
```

```
60
         Not16(in=zxres, out=xNot);
         Mux16(a=zxres, b=xNot, sel=nx, out=nxres);
Add16(a=nyres, b=nxres, out=nyresAddnxres);
61
62
63
         Mux16(a=nyresAndnxres, b=nyresAddnxres, sel=f, out=fres);
64
         Not16(in=fres, out=fresNot);
65
         {\tt Mux16(a=fres,\ b=fresNot,\ sel=no,\ out[0..7]=subout1,\ out[8..15]=subout2,\ out=out);}
66
67
68
         Or8Way(in=subout1, out=subout10r);
         Or8Way(in=subout2, out=subout20r);
69
         Or(a=subout10r, b=subout20r, out=sub10rsub2);
70
         Not(in=sub10rsub2, out=zr);
71
72
         And16(a[0..7]=subout1, a[8..15]=subout2, b=true, out[15]=ng);
73
    }
74
```

# 3 AUTHORS

- linorcohen
  Partner 1: Linor Cohen, linor.cohen@mail.huji.ac.il, 318861226
  Remarks:

#### 4 Add16.hdl

```
// This file is part of www.nand2tetris.org
     \ensuremath{//} and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/02/Adder16.hdl
      * Adds two 16-bit values.
8
      * The most significant carry bit is ignored.
9
10
     CHIP Add16 {
11
         IN a[16], b[16];
12
13
         OUT out[16];
14
         PARTS:
15
         HalfAdder(a=a[0], b=b[0], sum=out[0], carry=carry1);
16
         FullAdder(a=a[1], b=b[1], c=carry1, sum=out[1], carry=carry2);
17
         FullAdder(a=a[2], b=b[2], c=carry2, sum=out[2], carry=carry3);
18
         FullAdder(a=a[3], b=b[3], c=carry3, sum=out[3], carry=carry4);
19
         FullAdder(a=a[4], b=b[4], c=carry4, sum=out[4], carry=carry5);
20
21
         FullAdder(a=a[5], b=b[5], c=carry5, sum=out[5], carry=carry6);
         FullAdder(a=a[6], b=b[6], c=carry6, sum=out[6], carry=carry7);
22
23
         FullAdder(a=a[7], b=b[7], c=carry7, sum=out[7], carry=carry8);
         FullAdder(a=a[8], b=b[8], c=carry8, sum=out[8], carry=carry9);
         FullAdder(a=a[9], b=b[9], c=carry9, sum=out[9], carry=carry10);
25
26
         FullAdder(a=a[10], b=b[10], c=carry10, sum=out[10], carry=carry11);
         FullAdder(a=a[11], b=b[11], c=carry11, sum=out[11], carry=carry12);
FullAdder(a=a[12], b=b[12], c=carry12, sum=out[12], carry=carry13);
27
28
29
         FullAdder(a=a[13], b=b[13], c=carry13, sum=out[13], carry=carry14);
         FullAdder(a=a[14], b=b[14], c=carry14, sum=out[14], carry=carry15);
FullAdder(a=a[15], b=b[15], c=carry15, sum=out[15], carry=carry);
30
31
```

## 5 FullAdder.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
     // by Nisan and Schocken, MIT Press.
     // File name: projects/02/FullAdder.hdl
       * Computes the sum of three bits.
 7
 8
 9
      CHIP FullAdder {
10
           IN a, b, c; // 1-bit inputs
OUT sum, // Right bit of a + b + c
carry; // Left bit of a + b + c
11
12
13
14
           PARTS:
15
16
           HalfAdder(a=a, b=b, sum=sum1, carry=carry1);
           HalfAdder(a=sum1, b=c, sum=sum, carry=carry2);
Or(a=carry1, b=carry2, out=carry);
17
18
19
```

## 6 HalfAdder.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
     // by Nisan and Schocken, MIT Press.
// File name: projects/02/HalfAdder.hdl
 4
 6
       * Computes the sum of two bits.
 7
 8
 9
      CHIP HalfAdder {
10
            IN a, b; // 1-bit inputs
OUT sum, // Right bit of a + b
carry; // Left bit of a + b
11
12
13
14
            PARTS:
15
16
            Xor(a=a, b=b, out=sum);
            And(a=a, b=b, out=carry);
17
      }
18
```

## 7 Inc16.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
// File name: projects/02/Inc16.hdl
 6
      * 16-bit incrementer:
 8
       * out = in + 1 (arithmetic addition)
 9
10
     CHIP Inc16 {
11
           IN in[16];
12
           OUT out[16];
13
14
           PARTS:
15
16
           Add16(a=in, b[1..15]=false, b[0]=true, out=out);
     }
17
```

#### 8 ShiftLeft.hdl

```
/\!/ This file is part of nand2tetris, as taught in The Hebrew University, and
    // was written by Aviv Yaish. It is an extension to the specifications given
   // [here] (https://www.nand2tetris.org) (Shimon Schocken and Noam Nisan, 2017),
    // as allowed by the Creative Common Attribution-NonCommercial-ShareAlike 3.0
    // Unported [License](https://creativecommons.org/licenses/by-nc-sa/3.0/).
    /**
8
     * 16-bit left shifter.
9
10
     \boldsymbol{*} The chip's output is a "left-shift" of the input:
     * - Every input bit is moved one position to the left
* - A new "0" bit is inserted as the new right-most bit
11
12
     * For example:
14
     15
     * ShiftLeft(010000000000000)=1000000000000000
16
     * ShiftLeft(100000000000000)=0000000000000000
17
18
     * This operation is (usually) equivalent to multiplying the input by 2.
19
     st This definition is also called an arithmetic left-shift, and is useful for
20
21
     * the efficient implementation of various operations which we will see later on
     \ast in the course.
22
23
24
    CHIP ShiftLeft {
25
26
        IN in[16];
27
        OUT out[16];
28
29
        PARTS:
        Add16(a=in, b=in, out=out);
30
    }
31
```

## 9 ShiftRight.hdl

```
// This file is part of nand2tetris, as taught in The Hebrew University, and
    // was written by Aviv Yaish. It is an extension to the specifications given
    // [here](https://www.nand2tetris.org) (Shimon Schocken and Noam Nisan, 2017),
    // as allowed by the Creative Common Attribution-NonCommercial-ShareAlike 3.0
    // Unported [License](https://creativecommons.org/licenses/by-nc-sa/3.0/).
     * 16-bit right-shifter.
8
9
     * The chip's output is a "right-shift" of the input:
10
11
     \ensuremath{\ast} - Every input bit is moved one position to the right
     * - A new bit which is equal to the sign bit is inserted as the left-most bit
12
13
14
     * For example:
     * ShiftRight(000000000000001)=000000000000000 // ShiftRight(1)=0
15
     * ShiftRight(010000000000000)=001000000000000
16
     * ShiftRight(110000000000000)=111000000000000
18
19
     st Note that this operation is (usually) equivalent to dividing the input by 2.
     * This definition is also called an arithmetic right-shift, and is useful for
     st the efficient implementation of various operations which we will see later on
21
22
     * in the course.
     * Another variant is the logical right-shift, which always inserts a new '0'
23
24
     \ast bit.
25
26
    CHIP ShiftRight {
27
28
        IN in[16];
        OUT out[16];
29
30
31
        {\tt Or16(a[0..14]=in[1..15],\ a[15]=in[15],\ b=false,\ out=out);}
32
    }
```