

# Contents

<b>1</b>	<b>Basic Test Results</b>	<b>2</b>
<b>2</b>	<b>AUTHORS</b>	<b>3</b>
<b>3</b>	<b>CPU.hdl</b>	<b>4</b>
<b>4</b>	<b>Computer.hdl</b>	<b>6</b>
<b>5</b>	<b>CpuMul.hdl</b>	<b>7</b>
<b>6</b>	<b>ExtendAlu.hdl</b>	<b>9</b>
<b>7</b>	<b>Memory.hdl</b>	<b>10</b>

# 1 Basic Test Results

```
1 ***** TESTING FOLDER STRUCTURE START *****
2 Checking your submission for presence of invalid (non-ASCII) characters...
3 No invalid characters found.
4 Submission logins are: linorcohen
5 Is this OK?
6 ***** TESTING FOLDER STRUCTURE END *****
7
8 ***** PROJECT TEST START *****
9 Testing.
10 CPU passed test.
11 Memory passed test.
12 ComputerAdd passed test.
13 ComputerMax passed test.
14 ComputerRect passed test.
15 ***** PROJECT TEST END *****
16
17 Note: the tests you see above are all the presubmission tests
18 for this project. The tests might not check all the different
19 parts of the project or all corner cases, so write your own
20 tests and use them!
```

## 2 AUTHORS

1 linorcohen  
2 Partner 1: Linor Cohen, linor.cohen@mail.huji.ac.il, 318861226  
3 Remarks:

## 3 CPU.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/CPU.hdl
5
6 /**
7  * The Hack CPU (Central Processing unit), consisting of an ALU,
8  * two registers named A and D, and a program counter named PC.
9  * The CPU is designed to fetch and execute instructions written in
10 * the Hack machine language. In particular, functions as follows:
11 * Executes the inputted instruction according to the Hack machine
12 * language specification. The D and A in the language specification
13 * refer to CPU-resident registers, while M refers to the external
14 * memory location addressed by A, i.e. to Memory[A]. The inM input
15 * holds the value of this location. If the current instruction needs
16 * to write a value to M, the value is placed in outM, the address
17 * of the target location is placed in the addressM output, and the
18 * writeM control bit is asserted. (When writeM==0, any value may
19 * appear in outM). The outM and writeM outputs are combinational:
20 * they are affected instantaneously by the execution of the current
21 * instruction. The addressM and pc outputs are clocked: although they
22 * are affected by the execution of the current instruction, they commit
23 * to their new values only in the next time step. If reset==1 then the
24 * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
25 * than to the address resulting from executing the current instruction.
26 */
27
28 CHIP CPU {
29
30     IN  inM[16],          // M value input  (M = contents of RAM[A])
31         instruction[16], // Instruction for execution
32         reset;           // Signals whether to re-start the current
33                           // program (reset==1) or continue executing
34                           // the current program (reset==0).
35
36     OUT outM[16],         // M value output
37         writeM,           // Write to M?
38         addressM[15],     // Address in data memory (of M)
39         pc[15];           // address of next instruction
40
41     PARTS:
42     Not(in=instruction[15], out=loadbit);
43     Mux16(a=wALU, b=instruction, sel=loadbit, out=inA);
44
45     Or(a=loadbit, b=instruction[5], out=loadA);
46     ARegister(in=inA, load=loadA, out=outA, out[0..14]=addressM);
47
48     And(a=instruction[15], b=instruction[4], out=loadD);
49     DRegister(in=wALU, load=loadD, out=outD);
50
51     And(a=instruction[15], b=instruction[12], out=loadin);
52     Mux16(a=outA, b=inM, sel=loadin, out=yinALU);
53
54     ALU(x=outD, y=yinALU, zx=instruction[11], nx=instruction[10], zy=instruction[9], ny=instruction[8], f=instruction[7], no
55
56     And(a=instruction[15], b=instruction[3], out=writeM);
57
58     PC(in=outA, load=load, inc=true, reset=reset, out[0..14]=pc);
59 }
```

```

60     And(a=instruction[15],b=instruction[1],out=loadzr);
61     And(a=zr, b=loadzr, out=iszero);
62
63     And(a=instruction[15],b=instruction[2],out=loadng);
64     And(a=ng, b=loadng, out=isneg);
65
66     Not(in=ng, out=ngNot);
67     Not(in=zr, out=zrNot);
68
69     And(a=zrNot, b=ngNot, out=zrNotOrngNot);
70     And(a=instruction[15],b=instruction[0],out=loadpos);
71     And(a=zrNotOrngNot, b=loadpos, out=ispos);
72
73     Or(a=iszero, b=isneg, out=res1);
74     Or(a=res1, b=ispos, out=load);
75 }

```

## 4 Computer.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Computer.hdl
5
6 /**
7  * The HACK computer, including CPU, ROM and RAM.
8  * When reset is 0, the program stored in the computer's ROM executes.
9  * When reset is 1, the execution of the program restarts.
10 * Thus, to start a program's execution, reset must be pushed "up" (1)
11 * and "down" (0). From this point onward the user is at the mercy of
12 * the software. In particular, depending on the program's code, the
13 * screen may show some output and the user may be able to interact
14 * with the computer via the keyboard.
15 */
16
17 CHIP Computer {
18     IN reset;
19
20     PARTS:
21         ROM32K(address=pc, out=instruction);
22         CPU(inM=inM, instruction=instruction, reset=reset, outM=outM, writeM=writeM, addressM=addressM, pc=pc);
23         Memory(in=outM, load=writeM, address=addressM, out=inM );
24 }
25
```

## 5 CpuMul.hdl

```

1 // This file is part of nand2tetris, as taught in The Hebrew University, and
2 // was written by Aviv Yaish. It is an extension to the specifications given
3 // [here](https://www.nand2tetris.org) (Shimon Schocken and Noam Nisan, 2017),
4 // as allowed by the Creative Common Attribution-NonCommercial-ShareAlike 3.0
5 // Unported [License](https://creativecommons.org/licenses/by-nc-sa/3.0/).
6
7 // This chip is an extension of the regular CPU that uses the extended ALU.
8 // If instruction[15]==0 or (instruction[14]==1 and instruction[13]==1),
9 // then CpuMul behaves exactly the same as the regular CPU.
10 // If instruction[15]==1 and instruction[14]==0 the chip will behave as follows:
11 // | Instruction | 15 | 14 | 13 | a | c1 | c2 | c3 | c4 | c5 | c6 |
12 // |-----|:--|:--|:--|:--|:--|:--|:--|:--|:--|:--|
13 // | Regular a-instruction | 0 | * | * | * | * | * | * | * | * | * |
14 // | Regular c-instruction | 1 | 1 | 1 | * | * | * | * | * | * | * |
15 // | dest=A<<;jump | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
16 // | dest=D<<;jump | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
17 // | dest=M<<;jump | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
18 // | dest=A>>;jump | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
19 // | dest=D>>;jump | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
20 // | dest=M>>;jump | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
21 // Where:
22 // - "<<" is a left shift, and ">>" is a right shift, as defined in project 2.
23 // These notations were chosen because they are used in real programming
24 // languages.
25 // - dest and jump can take the same values as in the regular CPU.
26
27 CHIP CpuMul {
28     IN
29         inM[16], // M value input (M = contents of RAM[A])
30         instruction[16], // Instruction for execution
31         reset; // Signals whether to re-start the current
32                // program (reset=1) or continue executing
33                // the current program (reset=0).
34     OUT
35         outM[16], // M value output
36         writeM, // Write into M?
37         addressM[15], // Address in data memory (of M)
38         pc[15]; // address of next instruction
39
40     PARTS:
41
42     Not(in=instruction[15], out=loadbit);
43     Mux16(a=wALU, b=instruction, sel=loadbit, out=inA);
44
45     Or(a=loadbit, b=instruction[5], out=loadA);
46     ARegister(in=inA, load=loadA, out=outA, out[0..14]=addressM);
47
48     And(a=instruction[15], b=instruction[4], out=loadD);
49     DRegister(in=wALU, load=loadD, out=outD);
50
51     And(a=instruction[15], b=instruction[12], out=loadin);
52     Mux16(a=outA, b=inM, sel=loadin, out=yinALU);
53
54     ExtendAlu(x=outD, y=yinALU, instruction[7..8]=instruction[14..15], instruction[0..6]=instruction[6..12], out=wALU, out=c);
55
56     And(a=instruction[15], b=instruction[3], out=writeM);
57
58     PC(in=outA, load=load, inc=true, reset=reset, out[0..14]=pc);
59

```

```

60     And(a=instruction[15],b=instruction[1],out=loadzr);
61     And(a=zr, b=loadzr, out=iszero);
62
63     And(a=instruction[15],b=instruction[2],out=loadng);
64     And(a=ng, b=loadng, out=isneg);
65
66     Not(in=ng, out=ngNot);
67     Not(in=zr, out=zrNot);
68
69     And(a=zrNot, b=ngNot, out=zrNotOrngNot);
70     And(a=instruction[15],b=instruction[0],out=loadpos);
71     And(a=zrNotOrngNot, b=loadpos, out=ispos);
72
73     Or(a=iszero, b=isneg, out=res1);
74     Or(a=res1, b=ispos, out=load);
75 }

```



## 6 ExtendAlu.hdl

```
1 // This file is part of nand2tetris, as taught in The Hebrew University, and
2 // was written by Aviv Yaish. It is an extension to the specifications given
3 // [here](https://www.nand2tetris.org) (Shimon Schocken and Noam Nisan, 2017),
4 // as allowed by the Creative Common Attribution-NonCommercial-ShareAlike 3.0
5 // Unported [License](https://creativecommons.org/licenses/by-nc-sa/3.0/).
6
7
8 // The ExtendAlu chip is an extension of the standard ALU which also supports
9 // shift operations.
10 // The inputs of the extended ALU are instruction[9], x[16], y[16].
11 // The "ng" and "zr" output pins behave the same as in the regular ALU.
12 // The "out" output is defined as follows:
13 // If instruction[8]=1 and instruction[7]=1 the output is identical to the
14 // regular ALU, where:
15 // instruction[5]=zx, instruction[4]=nx, ..., instruction[0]=no
16 // Else, if instruction[8]=0 and instruction[7]=1, the output is a shift:
17 // - If instruction[4] == 0, the input "y" will be shifted, otherwise "x".
18 // - If instruction[5] == 0, the shift will be a right-shift, otherwise left.
19 // - All other inputs are undefined.
20
21 CHIP ExtendAlu {
22     IN x[16], y[16], instruction[9];
23     OUT out[16], zr, ng;
24
25     PARTS:
26
27         // shift
28         Mux16(a=y, b=x, sel=instruction[4], out=inShift); // If instruction[4] == 0, the input "y" will be shifted, otherwise "x".
29         ShiftRight(in=inShift, out=shiftR);
30         ShiftLeft(in=inShift, out=shiftL);
31         Mux16(a=shiftR, b=shiftL, sel=instruction[5], out=reShift); // If instruction[5] == 0, the shift will be a right-shift, otherwise left.
32
33         // ALU
34         Mux16(a=y, b=false, sel=instruction[3], out=zyres);
35         Not16(in=zyres, out=yNot);
36         Mux16(a=zyres, b=yNot, sel=instruction[2], out=nyres);
37         And16(a=nyres, b=nxres, out=nyresAndnxres);
38
39         Mux16(a=x, b=false, sel=instruction[5], out=zxres);
40         Not16(in=zxres, out=xNot);
41         Mux16(a=zxres, b=xNot, sel=instruction[4], out=nxres);
42         Add16(a=nyres, b=nxres, out=nyresAddnxres);
43
44         Mux16(a=nyresAndnxres, b=nyresAddnxres, sel=instruction[1], out=fres);
45         Not16(in=fres, out=fresNot);
46         Mux16(a=fres, b=fresNot, sel=instruction[0], out=outALU);
47
48         // zr
49         Or8Way(in=subout1, out=subout10r);
50         Or8Way(in=subout2, out=subout20r);
51         Or(a=subout10r, b=subout20r, out=sub10rsub2);
52         Not(in=sub10rsub2, out=zr);
53
54         // ng
55         And16(a[0..7]=subout1, a[8..15]=subout2, b=true, out[15]=ng);
56
57         And(a=instruction[8], b=instruction[7], out=load);
58         Mux16(a=reShift, b=outALU, sel=load, out[0..7]=subout1, out[8..15]=subout2, out=out);
59 }
```

## 7 Memory.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Memory.hdl
5
6 /**
7  * The complete address space of the Hack computer's memory,
8  * including RAM and memory-mapped I/O.
9  * The chip facilitates read and write operations, as follows:
10  *   Read: out(t) = Memory[address(t)](t)
11  *   Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
12  * In words: the chip always outputs the value stored at the memory
13  * location specified by address. If load==1, the in value is loaded
14  * into the memory location specified by address. This value becomes
15  * available through the out output from the next time step onward.
16  * Address space rules:
17  * Only the upper 16K+8K+1 words of the Memory chip are used.
18  * Access to address>0x6000 is invalid. Access to any address in
19  * the range 0x4000-0x5FFF results in accessing the screen memory
20  * map. Access to address 0x6000 results in accessing the keyboard
21  * memory map. The behavior in these addresses is described in the
22  * Screen and Keyboard chip specifications given in the book.
23  */
24
25 CHIP Memory {
26     IN in[16], load, address[15];
27     OUT out[16];
28
29     PARTS:
30         DMux(in=load, sel=address[14], a=load1, b=load2);
31         RAM16K(in=in, load=load1, address=address[0..13], out=out1);
32         Screen(in=in, load=load2, address=address[0..12], out=out2);
33         Keyboard(out=out3);
34         Mux16(a=out2, b=out3, sel=address[13], out=w);
35         Mux16(a=out1, b=w, sel=address[14], out=out);
36 }
```