

Lecture 13-2

Building a Modern Computer




From First Principles


BANG

... 1001010100101101010
010010100101001010101
110011010001010010010
010011110010001000111
1111011010100101101 ...


Bits



Atoms



Neurons



Genes

Hello World

Java / Python

```
// Prints some numbers  
i = 1  
while (i < 4) {  
    print(i);  
    i = i + 1;  
}  
...
```



Hello World

Java / Python


```
// Prints some numbers  
i = 1  
while (i < 4) {  
    print(i);  
    i = i + 1;  
}  
...
```



Hello World

Java / Python

```
// Prints some numbers  
i = 1  
while (i < 4) {  
    print(i);  
    i = i + 1;  
}  
...
```



Wow!
How did this happen?



Hello, World Below

Java / Python

```
// Prints some numbers  
i = 1  
while (i < 4) {  
    print(i);  
    i = i + 1;  
}  
...
```

compile

Binary code

```
00000000000010000  
1110111111001000  
00000000000010001  
1110101010001000  
00000000000010000  
11111100000010000  
00000000000000000  
1111010011010000  
00000000000010010  
11100011000000001  
00000000000010000  
11111100000010000  
...
```



Hello, World Below

Java / Python


```
// Prints some numbers  
i = 1  
while (i < 4) {  
    print(i);  
    i = i + 1;  
}  
...
```

compile

Binary code

```
00000000000010000  
1110111111001000  
00000000000010001  
1110101010001000  
00000000000010000  
1111110000010000  
00000000000000000  
1111010011010000  
00000000000010010  
1110001100000001  
00000000000010000  
1111110000010000  
...
```

execute



Software issues

- Compile?
- Execute?
- Runtime?
- ...



Hardware issues


- Binary code?
- Chips?
- Screen?
- ...

Nand to Tetris



a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

building a modern computer
system from first principles



“What I hear I forget,
what I see I remember,
what I *do* I understand”

Nand to Tetris



a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

hardware
platform

Projects
1-6


Using HDL and a
hardware simulator





software
hierarchy

Projects
7-12

Using Java / Python
+ supplied specs and test programs




Nand to Tetris




... 1001010100101101010
010010100101001010101
110011010001010010010
010011110010001000111
1111011010100101101 ...




Nand to Tetris



Nand to Tetris




Nand to Tetris




software hierarchy


hardware platform



Nand to Tetris



Nand to Tetris




Part I

Building a general-purpose computer, capable of executing programs in machine language.

p = project,
lecture,
book chapter

Nand to Tetris



Part II

Building a software hierarchy, capable of compiling programs written in a high-level language

Part I

Building a general-purpose computer, capable of executing programs in machine language.

p = project,
lecture,
book chapter

Part I: Hardware

Given: $\text{Nand}(a, b)$

a	b	$\text{Nand}(a, b)$
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

Build: $\text{Not}(a)$

$\text{And}(a, b)$

$\text{Or}(a, b)$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	$\text{Nand}(a, b)$
0	0	1
0	1	1
1	0	1
1	1	0

30 chips, leading up
to a general-purpose
computer platform

Part I: Hardware

Given: Nand(a,b)

➔ Not(a) = ?

And(a,b)

Or(a,b)

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

➔ $\text{Not}(a) = \text{Nand}(a, a)$

$\text{And}(a, b)$

$\text{Or}(a, b)$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

➔ $\text{And}(a, b) = ?$

$\text{Or}(a, b)$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

➔ $\text{And}(a, b) = \text{Not}(\text{Nand}(a, b))$

$\text{Or}(a, b)$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

$\text{And}(a, b) = \text{Not}(\text{Nand}(a, b))$

➡ $\text{Or}(a, b) = ?$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

$\text{And}(a, b) = \text{Not}(\text{Nand}(a, b))$

➡ $\text{Or}(a, b) = \text{Not}(\text{And}(\text{Not}(a), \text{Not}(b)))$

$\text{Xor}(a, b)$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

$\text{And}(a, b) = \text{Not}(\text{Nand}(a, b))$

$\text{Or}(a, b) = \text{Not}(\text{And}(\text{Not}(a), \text{Not}(b)))$

➡ $\text{Xor}(a, b) = ?$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: $\text{Nand}(a, b)$

$\text{Not}(a) = \text{Nand}(a, a)$

$\text{And}(a, b) = \text{Not}(\text{Nand}(a, b))$

$\text{Or}(a, b) = \text{Not}(\text{And}(\text{Not}(a), \text{Not}(b)))$

➡ $\text{Xor}(a, b) = \text{Or}(\text{And}(a, \text{Not}(b)), \text{And}(\text{Not}(a), b))$

$\text{Mux}(s, a, b)$

...

Adder

ALU

RAM

CPU



Computer

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	0

Tools

- Chip specifications / test scripts
- Hardware Description Language
- Hardware simulator.

Building a chip





```
if ((a == 0 and b == 1) or (a == 1 and b == 0))  
    out = 1  
else  
    out = 0
```

The process

- Design the chip architecture
- Specify the architecture in HDL
- Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon.

Building a chip




```
if ((a == 0 and b == 1) or (a == 1 and b == 0))  
    out = 1  
else  
    out = 0
```

The process

- ✓ Design the chip architecture
- ✓ Specify the architecture in HDL
- ✓ Test the chip in a hardware simulator
 - Optimize the design
 - Realize the optimized design in silicon.

Chip design



```
if ((a == 0 and b == 1) or (a == 1 and b == 0))
    out = 1
else
    out = 0
```

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

Requirement


Build a chip that delivers this functionality

```
/** out = (a And Not(b)) Or (Not(a) And b) */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
        // Missing implementation
}
```

HDL program

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design




```
/** out = (a And Not(b)) Or (Not(a) And b) */  
CHIP Xor {  
  IN a, b;  
  OUT out;  
  PARTS:  
    // Missing implementation  
}
```

HDL program

```
/** Chips set (APIs): */  
...  
Not (in=, out= );  
And (a=, b=, out= );  
Or (a=, b=, out= );  
Xor (a=, b=, out= );  
...
```

Chip design




Gate diagram

```
/** out = (a And Not(b)) Or (Not(a) And b) */  
CHIP Xor {  
  IN a, b;  
  OUT out;  
  PARTS:  
    // Missing implementation  
}
```

HDL program

```
/** Chips set (APIs): */  
...  
Not (in=, out= );  
And (a=, b=, out= );  
Or (a=, b=, out= );  
Xor (a=, b=, out= );  
...
```

Chip design




```
/** out = (a And Not(b)) Or (Not(a) And b) */  
CHIP Xor {  
  IN a, b;  
  OUT out;  
  PARTS:  
    // Missing implementation  
}
```



HDL program

```
/** Chips set (APIs): */  
...  
Not (in=, out= );  
And (a=, b=, out= );  
Or (a=, b=, out= );  
Xor (a=, b=, out= );  
...
```


Chip design



```
/** out = (a And Not(b)) Or (Not(a) And b) */
```

```
CHIP Xor {
```

```
  IN a, b;
```

```
  OUT out;
```

```
  PARTS:
```

```
  Not (in=a, out=nota);
```

```
  Not (in=b, out=notb);
```

```
  And (a=a, b=notb, out=aAndNotb);
```

```
  And (a=nota, b=b, out=notaAndb);
```

```
  Or (a=aAndNotb, b=notaAndb, out=out);
```

```
}
```



```
/** Chips set (APIs): */
```

```
...
```

```
Not (in=, out= );
```


```
And (a=, b=, out= );
```

```
Or (a=, b=, out= );
```

```
Xor (a=, b=, out= );
```

```
...
```

Chip design



```


/** out = (a And Not(b)) Or (Not(a) And b) */
CHIP Xor {
  IN a, b;
  OUT out;

  PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or (a=aAndNotb, b=notaAndb, out=out);
}

```

simulate

Hardware simulator



Chip simulation

Hardware Simulator - D:\hack\Chips\Project 1\Xor.hdl

File View Run Help

Animate: Program flow Format: Decimal View: Script

Chip Name: Time: 0

Input pins

Name	Value
a	0
b	0

outputs

test script

HDL code

```
// Xor (exclusive or) gate
// if a<>b out=1 else out=0
CHIP Xor {
  IN a,b;
  OUT out;
  PARTS:
    Not (in=a,out=nota);
    Not (in=b,out=notb);
    And (a=a,b=notb,out=x);
    And (a=nota,b=b,out=y);
    Or (a=x,b=y,out=out);
}
```

Internal pins

Name	Value
nota	1
notb	1
x	0
y	0

load Xor,
output-file Xor.out,
compare-to Xor.cmp,
output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;

set a 0,
set b 0,
eval,
output;

set a 0,
set b 1,
eval,
output;

set a 1,
set b 0,
eval,
output;

set a 1,
set b 1,
eval,
output;

Script restarted

Chip simulation

Hardware Simulator - D:\hack\Chips\Project 1\Xor.hdl

File View Run Help

Chip Name: Time: 0

Input pins

Name	Value
a	0
b	0

Output pins

Name	Value
out	0

HDL

```
// Xor (exclusive or) gate
// if a<>b out=1 else out=0
CHIP Xor {
  IN a,b;
  OUT out;
  PARTS:
    Not (in=a,out=nota);
    Not (in=b,out=notb);
    And (a=a,b=notb,out=x);
    And (a=nota,b=b,out=y);
    Or (a=x,b=y,out=out);
}
```

Internal pins

Name	Value
nota	1
notb	1
x	0
y	0

Script restarted

load Xor,
output-file Xor.out,
compare-to Xor.cmp,
output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;

set a 0,
set b 0,
eval,
output;

set a 0,
set b 1,
eval,
output;

set a 1,
set b 0,
eval,
output;

set a 1,
set b 1,
eval,
output;

Chip simulation

Hardware Simulator - D:\hack\Chips\Project 1\Xor.hdl

File View Run Help

Chip Name: Xor Time: 0

Input pins

Name	Value
a	1
b	1

Output pins

Name	Value
out	0

HDL

```
// Xor (exclusive or) gate
// if a<>b out=1 else out=0
CHIP Xor {
  IN a,b;
  OUT out;
  PARTS:
    Not (in=a,out=nota);
    Not (in=b,out=notb);
    And (a=a,b=notb,out=x);
    And (a=nota,b=b,out=y);
    Or (a=x,b=y,out=out);
}
```

Internal pins

Name	Value
nota	0
notb	0
x	0
y	0

View: Script

Script

Output

Compare

None

```
load Xor,
output-file Xor.out,
compare-to Xor.cmp,
output-list a%B3.1.3 b%B3.1.3 out%B3.1.3;

set a 0,
set b 0,
eval,
output;

set a 0,
set b 1,
eval,
output;

set a 1,
set b 0,
eval,
output;

set a 1,
set b 1,
eval,
output;
```

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

Output

End of script - Comparison ended successfully

Hardware platform

Given: Nand

Build: Not

And

Or

Xor

Mux

...


Adder

ALU

RAM


CPU

Computer




Using similar techniques, we build the
entire chip-set, leading up to a general-
purpose computer system
(Projects 1, 2, 3, 4, 5, 6)

Nand to Tetris: Part I




p = project,
lecture,
book chapter

Nand to Tetris: Part I




p = project,
lecture,
book chapter

Nand to Tetris: Part II



Nand to Tetris: Part II




Part II:

Building a software infrastructure for compiling programs written in high-level languages (Java, Python, Jack, ...):


- Compiler
- VM
- OS




One-tier compilation example: C




Two-tier compilation example: Java



Compilation: Nand to Tetris



Nand to Tetris Roadmap: Part II




Take home lessons



a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

Nand to Tetris



Hardware: Logic gates, Boolean arithmetic, multiplexors, flip-flops, registers, RAM units, counters, Hardware Description Language, chip simulation and testing.

Architecture: ALU/CPU design and implementation, addressing modes, memory-mapped I/O, machine code, assembly language programming,

Programming Languages: Object-based design and programming, abstract data types, scoping rules, syntax and semantics, references.

Compilation: Lexical analysis, top-down parsing, symbol tables, pushdown automata, virtual machine, code generation, implementation of arrays and objects.

Data structures and algorithms: Stacks, trees, hash tables, lists, recursion, arithmetic algorithms, geometric algorithms, time / space complexity

Engineering: Abstraction / implementation, modular design, API design and documentation, unit testing, quality assurance, programming at the large.