Lecture 13-2

Building a Modern Computer



From First Principles

BANG

... 1001010100101101010
0100101001010010101
1100110100010100100 10
0100111100100010001 11
1111011010100101101 ...

Bits



Atoms



Neurons



Genes

Hello World

Java / Python

```
// Prints some numbers
i = 1
while (i < 4) {
   print(i);
   i = i + 1;
}
...
```

Hello World

Java / Python

```
// Prints some numbers
i = 1
while (i < 4) {
   print(i);
   i = i + 1;
}
...
```

Hello World

Java / Python

```
// Prints some numbers
i = 1
while (i < 4) {
   print(i);
   i = i + 1;
}
...
```

Hello, World Below

Java / Python

```
// Prints some numbers
i = 1
while (i < 4) {
   print(i);
   i = i + 1;
}
...
```

compile

Binary code

```
0000000000010000
1110111111001000
0000000000010001
1110101010001000
0000000000010000
1111110000010000
0000000000000000
1111010011010000
0000000000010010
1110001100000001
0000000000010000
1111110000010000
...
```

Hello, World Below

Java / Python

```
// Prints some numbers
i = 1
while (i < 4) {
   print(i);
   i = i + 1;
}
...
```

compile

Binary code

```
0000000000010000
1110111111001000
0000000000010001
1110101010001000
0000000000010000
1111110000010000
0000000000000000
1111010011010000
0000000000010010
1110001100000001
0000000000010000
1111110000010000
...
```

execute

Software issues

- Compile?
- Execute?
- Runtime?
- …

Hardware issues

- Binary code?
- Chips?
- Screen?
- …

Nand to Tetris

a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

building a modern computer system from first principles



"What I hear I forget,
what I see I remember,
what I *do* I understand"

Nand to Tetris

a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

hardware platform

Projects 1-6

software hierarchy

Projects 7-12



Using HDL and a hardware simulator

Using Java / Python
+ supplied specs and test programs

Nand to Tetris

abstract concept



... 1001010100101101010
0100101001010010101
1100110100010100100 10
0100111100100010001 11
1111011010100101101 ...

Nand to Tetris

abstract concept



Applied CS

... 1001010100101101010
0100101001010010101
1100110100010100100 10
0100111100100010001 11
1111011010100101101 ...

Nand to Tetris





Nand to Tetris

abstract concept

software hierarchy

hardware platform



Nand to Tetris



Nand to Tetris



Part I

Building a general-purpose computer, capable of executing programs in machine language.

p = project,
lecture,
book chapter

Nand to Tetris



Part II

Building a software hierarchy, capable of compiling programs written in a high-level language

Part I

Building a general-purpose computer, capable of executing programs in machine language.

p = project,
lecture,
book chapter

Part I: Hardware

Given: `Nand(a,b)`

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: `Nand(a,b)`

Build:

`Not(a)`

`And(a,b)`

`Or(a,b)`

`Xor(a,b)`

`Mux(s,a,b)`

`...`

`Adder`

`ALU`

`RAM`

`CPU`

`Computer`

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

30 chips, leading up to a general-purpose computer platform

Part I: Hardware

Given: Nand(a,b)

Not(a) = ?

And(a,b)

Or(a,b)

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

Not(a) = Nand(a,a)

And(a,b)

Or(a,b)

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

Not(a) = Nand(a,a)

And(a,b) = ?

Or(a,b)

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

Not(a) = Nand(a,a)

And(a,b) = Not(Nand(a,b))

Or(a,b)

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

Not(a) = Nand(a,a)

And(a,b) = Not(Nand(a,b))

Or(a,b) = ?

Xor(a,b)

Mux(s,a,b)

...

Adder

ALU

RAM

CPU

Computer

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

```
Not(a) =   Nand(a,a)
And(a,b) = Not(Nand(a,b))
Or(a,b) =  Not(And(Not(a),Not(b)))
Xor(a,b)
Mux(s,a,b)
...
Adder
ALU
RAM
CPU
Computer
```

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: Nand(a,b)

```
Not(a) =   Nand(a,a)
And(a,b) = Not(Nand(a,b))
Or(a,b) =  Not(And(Not(a),Not(b)))
Xor(a,b) = ?
Mux(s,a,b)
...
Adder
ALU
RAM
CPU
Computer
```

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

Part I: Hardware

Given: `Nand(a,b)`

a	b	Nand(a,b)
0	0	1
0	1	1
1	0	1
1	1	0

```
Not(a) =   Nand(a,a)
And(a,b) = Not(Nand(a,b))
Or(a,b) =  Not(And(Not(a),Not(b)))
Xor(a,b) = Or(And(a,Not(b)),And(Not(a),b))
Mux(s,a,b)
...
Adder
ALU
RAM
CPU
Computer
```

Tools

- Chip specifications / test scripts
- Hardware Description Language
- Hardware simulator.

Building a chip








```
if ((a == 0 and b == 1) or (a == 1 and b == 0))
    out = 1
else
    out = 0
```

The process

- Design the chip architecture
- Specify the architecture in HDL
- Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon.

Building a chip








```
if ((a == 0 and b == 1) or (a == 1 and b == 0))
    out = 1
else
    out = 0
```

The process

- ✓ Design the chip architecture
- ✓ Specify the architecture in HDL
- ✓ Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon.

Chip design



a	b	out
0	0	**0**
0	1	**1**
1	0	**1**
1	1	**0**

if ((a == 0 and b == 1) or (a == 1 and b == 0))
    out = 1
else
    out = 0

Requirement

Build a chip that delivers this functionality

```
/** out = (a And Not(b)) Or (Not(a) And b)  */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Missing implementation
}
```

HDL program

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or  (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design



Gate diagram

```
/** out = (a And Not(b)) Or (Not(a) And b)  */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Missing implementation
}
```

HDL program

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or  (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design



Gate diagram

```
/** out = (a And Not(b)) Or (Not(a) And b)  */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Missing implementation
}
```

HDL program

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or  (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design




```
/** out = (a And Not(b)) Or (Not(a) And b)  */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    // Missing implementation
}
```

HDL *program*

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or  (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design




```
/** out = (a And Not(b)) Or (Not(a) And b)  */
CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or  (a=aAndNotb, b=notaAndb, out=out);
}
```

```
/** Chips set (APIs): */
...
Not (in=, out= );
And (a=, b=, out= );
Or  (a=, b=, out= );
Xor (a=, b=, out= );
...
```

Chip design




```
/** out = (a And Not(b)) Or (Not(a) And b)  */

CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb);
    And (a=nota, b=b, out=notaAndb);
    Or  (a=aAndNotb, b=notaAndb, out=out);
}
```

simulate

Hardware simulator



Chip simulation



Chip simulation



Chip simulation



Hardware platform

Given: `Nand`

Build:
- `Not`
- `And`
- `Or`
- `Xor`
- `Mux`
- `...`
- `Adder`
- `ALU`
- `RAM`
- `CPU`
- `Computer`

Using similar techniques, we build the entire chip-set, leading up to a general-purpose computer system

(Projects 1, 2, 3, 4, 5, 6)

Nand to Tetris: Part I



p = project, lecture, book chapter

Nand to Tetris: Part I



p = project,
lecture,
book chapter

Nand to Tetris: Part II



Nand to Tetris: Part II



Part II:

Building a software infrastructure for compiling programs written in high-level languages (Java, Python, Jack, ...):

- Compiler
- VM
- OS

One-tier compilation example: C

Two-tier compilation example: Java



Compilation: Nand to Tetris



Nand to Tetris Roadmap: Part II



Part II Projects

7, 8: building a JVM

9: writing a some Jack programs

10, 11: building the compiler

12: building an operating system.

Take home lessons

a	b	Nand
0	0	1
0	1	1
1	0	1
1	1	0

Nand to Tetris



Hardware: Logic gates, Boolean arithmetic, multiplexors, flip-flops, registers, RAM units, counters, Hardware Description Language, chip simulation and testing.

Architecture: ALU/CPU design and implementation, addressing modes, memory-mapped I/O, machine code, assembly language programming,

Programming Languages: Object-based design and programming, abstract data types, scoping rules, syntax and semantics, references.

Compilation: Lexical analysis, top-down parsing, symbol tables, pushdown automata, virtual machine, code generation, implementation of arrays and objects.

Data structures and algorithms: Stacks, trees, hash tables, lists, recursion, arithmetic algorithms, geometric algorithms, time / space complexity

Engineering: Abstraction / implementation, modular design, API design and documentation, unit testing, quality assurance, programming at the large.