

# **Section 41. Interrupts (Part IV)**

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

41.1	Introduction	41-2
41.2	Non-Maskable Traps	41-7
41.3	Interrupt Processing Timing	41-12
41.4	Interrupt Control and Status Registers	41-15
41.5	Interrupt Setup Procedures	41-50
41.6	Register Maps	41-53
41.7	Design Tips	41-54
41.8	Related Application Notes	41-55
41.9	Revision History	41-56

### 41.1 INTRODUCTION

The dsPIC33F Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33F CPU. Following are the module features:

- · Up to eight processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 126 vectors
- · Unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debugging support
- · Fixed interrupt entry and return latencies

### 41.1.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) shown in Figure 41-1, resides in program memory starting at location 0x000004. The IVT contains 126 vectors consisting of eight non-maskable trap vectors and up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

### 41.1.2 Alternate Interrupt Vector Table

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 41-1. Access to the AIVT is provided by the Enable Alternate Interrupt Vector Table (ALTIVT) control bit in Interrupt Control Register 2 (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging by providing a means to switch between an application and a support environment without reprogramming the interrupt vector. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 41.1.3 Reset Sequence

A device Reset is not a true exception because the Interrupt Controller is not involved in the Reset process. The dsPIC33F device clears its registers in response to a Reset, which forces the Program Counter (PC) to zero. The processor then begins program execution at location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT must be programmed with the address of a default interrupt handler routine that contains a RESET instruction.




Table 41-1: Interrupt Vectors

Table 41-1	: Interrupt Vectors	5	Т
IRQ Number	IVT Address	AIVT Address	Interrupt Source
		Highest Natural Order F	Priority
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Capture 1
10	0x000018	0x000118	OC1 – Output Compare1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	Reserved
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Fault
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC – ADC Group Convert Done
22	0x000030	0x00012L	Reserved
23	0x000032	0x000130	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Event
25	0x000034	0x000134	MI2C1 – I2C1 Master Event
26	0x000038	0x000138	CMP1 – Analog Comparator 1 Interrupt
27	0x00003A	0x000138	CN – Input Change Notification Interrupt
28	0x00003A	0x00013A	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x00003L	0x00013L	Reserved
31		0x000140 0x000142	
32	0x000042		Reserved
	0x000044	0x000144	Reserved
33	0x000046	0x000146	Reserved
34	0x000048	0x000148	Reserved
35	0x00004A	0x00014A	Reserved
36	0x00004C	0x00014C	Reserved
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38-64	0x000050-0x000084	0x000150-0x000184	Reserved
65	0x000086	0x000186	PWM PSEM Special Event Match
66-72	0x000088-0x000094	0x000188-0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error Interrupt
74-101	0x000098-0x0000CE	0x000198-0x0001CE	Reserved
102	0x0000D0	0x0001D0	PWM 1 – PWM1 Interrupt
103	0x0000D2	0x0001D2	PWM 2 – PWM2 Interrupt
104	0x0000D4	0x0001D4	PWM 3 – PWM3 Interrupt
105	0x0000D6	0x0001D6	PWM 4 – PWM4 Interrupt
106	0x0000D8	0x0001D8	Reserved

Table 41-1: Interrupt Vectors (Continued)

Table 41-1.	interrupt vectors (Continued)							
IRQ Number	IVT Address	AIVT Address	Interrupt Source					
107	0x0000DA	0x0001DA	Reserved					
108	0x0000DC	0x0001DC	Reserved					
109	0x0000DE	0x0001DE	Reserved					
110	0x0000E0	0x0001E0	Reserved					
111	0x0000E2	0x00001E2	CMP2 – Analog Comparator 2					
112	0x0000E4	0x0001E4	CMP3 – Analog Comparator 3					
113	0x0000E6	0x0001E6	CMP4 – Analog Comparator 4					
114	0x0000E8	0x0001E8	Reserved					
115	0x0000EA	0x0001EA	Reserved					
116	0x0000EC	0x0001EC	Reserved					
117	0x0000EE	0x0001EE	Reserved					
118	0x0000F0	0x0001F0	ADC Pair 0 Convert Done					
119	0x0000F2	0x0001F2	ADC Pair 1 Convert Done					
120	0x0000F4	0x0001F4	ADC Pair 2 Convert Done					
121	0x0000F6	0x0001F6	ADC Pair 3 Convert Done					
122	0x0000F8	0x0001F8	ADC Pair 4 Convert Done					
123	0x0000FA	0x0001FA	ADC Pair 5 Convert Done					
124	0x0000FC	0x0001FC	ADC Pair 6 Convert Done					
125	0x0000FE	0x0001FE	Reserved					
	Lowest Natural Order Priority							

### 41.1.4 CPU Priority Status

The CPU can operate at one of 16 priority levels that range from 0-15. An interrupt or trap source must have a priority level greater than the current CPU priority to initiate an exception process. You can program peripheral and external interrupt sources for levels 0-7. CPU priority levels 8-15 are reserved for trap sources.

A trap is a non-maskable interrupt source intended to detect hardware and software problems (see **41.2** "Non-Maskable Traps"). The priority level for each trap source is fixed. Only one trap is assigned to a priority level. An interrupt source programmed to priority level 0 is effectively disabled, since it can never be greater than the CPU priority.

The current CPU priority level is indicated by the following status bits:

- CPU Interrupt Priority Level (IPL<2:0>) status bits in the CPU Status Register (SR<7:5>)
- CPU Interrupt Priority Level 3 (IPL3) status bit in the Core Control (CORCON<3>) register

The IPL<2:0> status bits are readable and writable so that the user application can modify these bits to disable all sources of interrupts below a given priority level. For example, if IPL<2:0> = 3, the CPU is not interrupted by any source with a programmed priority level of 0, 1, 2 or 3.

Trap events have higher priority than any user interrupt source. When the IPL3 bit is set, a trap event is in progress. The IPL3 bit can be cleared, but not set, by the user application. In some applications, you might need to clear the IPL3 bit when a trap has occurred and branch to an instruction other than the original instruction that caused the trap to occur.

All user interrupt sources can be disabled by setting IPL<2:0> = 111.

**Note:** The IPL<2:0> bits become read only bits when interrupt nesting is disabled. See **41.2.4.2** "Interrupt Nesting", for more information.

### 41.1.5 Interrupt Priority

Each peripheral interrupt source can be assigned to one of seven priority levels. The user application-assignable interrupt priority control bits for each individual interrupt are located in the Least Significant 3 bits of each nibble within the IPCx registers. Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt. The usable priority levels are 1 (lowest priority) through 7 (highest priority). If the IPC bits associated with an interrupt source are all cleared, the interrupt source is effectively disabled.

**Note:** The application program must disabled the interrupts while reconfiguring the interrupt priority levels "on-the-fly". Failure to disable interrupts can produce unexpected results.

More than one interrupt request source can be assigned to a specific priority level. To resolve priority conflicts within a given user application-assigned level, each source of interrupt has a natural order priority based on its location in the IVT. Table 41-1 shows the location of each interrupt source in the IVT. The lower numbered interrupt vectors have higher natural priority, while the higher numbered vectors have lower natural priority. The overall priority level for any pending source of interrupt is determined first by the user application-assigned priority of that source in the IPCx register, then by the natural order priority within the IVT.

Natural order priority is used only to resolve conflicts between simultaneous pending interrupts with the same user application-assigned priority level. Once the priority conflict is resolved and the exception process begins, the CPU can be interrupted only by a source with higher user application-assigned priority. Interrupts with the same user application-assigned priority, but a higher natural order priority that becomes pending during the exception process, remains pending until the current exception process completes.

Assigning each interrupt source to one of seven priority levels enables the user application to give an interrupt with a low natural order priority and a very high overall priority level. For example, the UART1 Rx Interrupt can be given a priority of 7, and the External Interrupt 0 (INT0) can be assigned to priority level 1, thus giving it a very low effective priority.

**Note:** The peripherals and sources of interrupt available in the IVT vary depending on the specific dsPIC33F device. The sources of interrupt shown in this document represent a comprehensive listing of all interrupt sources found on dsPIC33F devices. Refer to the specific device data sheet for further details.

### 41.2 NON-MASKABLE TRAPS

Traps are non-maskable, nestable interrupts that adhere to a fixed priority structure. Traps provide a means to correct erroneous operation during debugging and operation of the application. If the user application does not intend to correct a trap error condition, these vectors must be loaded with the address of a software routine to reset the device. Otherwise, the user application programs the trap vector with the address of a service routine that corrects the trap condition.

The dsPIC33F consists of four implemented sources of non-maskable traps:

- · Oscillator Failure Trap
- · Stack Error Trap
- · Address Error Trap
- Math Error Trap

For many of the trap conditions, the instruction that caused the trap is allowed to complete before exception processing begins. Therefore, the user application may have to correct the action of the instruction that caused the trap.

Each trap source has a fixed priority as defined by its position in the IVT. An Oscillator Failure trap has the highest priority, while a math error trap has the lowest priority (see Figure 41-1). In addition, trap sources are classified into two distinct categories: soft traps and hard traps.

### 41.2.1 Soft Traps

The math error trap (priority level 11) and stack error trap (priority level 12) are categorized as soft trap sources. Soft traps can be treated like non-maskable sources of interrupt that adhere to the priority assigned by their position in the IVT. Soft traps are processed like interrupts and require two cycles to be sampled and acknowledged prior to exception processing. Therefore, additional instructions may be executed before a soft trap is acknowledged.

### 41.2.1.1 STACK ERROR TRAP (SOFT TRAP, LEVEL 12)

The stack is initialized to 0x0800 during a Reset. A stack error trap is generated, if the stack pointer address is less than 0x0800.

A Stack Limit (SPLIM) register associated with the stack pointer is uninitialized at Reset. The stack overflow check is not enabled until a word is written to the SPLIM register.

All Effective Addresses (EAs) generated using W15 as a source or destination pointer are compared against the value in the SPLIM register. If the EA is greater than the contents of the SPLIM register, a stack error trap is generated. In addition, a stack error trap is generated if the EA calculation wraps over the end of data space (0xFFFF).

A stack error can be detected in software by polling the Stack Error Trap (STKERR) status bit (INTCON1<2>). To avoid re-entering the Trap Service Routine (TSR), the STKERR status flag must be cleared in software with a Return From Interrupt (RETFIE) instruction before the program returns from the trap.

### 41.2.1.2 MATH ERROR TRAP (SOFT TRAP, LEVEL 11)

Any of the following events will generate a math error trap:

- · Accumulator A overflow
- · Accumulator B overflow
- · Catastrophic accumulator overflow
- · Divide by zero
- Shift Accumulator (SFTAC) operation that exceeds ±16 bits

These three bits in the INTCON1 register enable the three types of accumulator overflow traps:

- The Accumulator A Overflow Trap Flag (OVATE) control bit (INTCON1<10>) enables traps for an Accumulator A overflow event.
- The Accumulator B Overflow Trap Flag (OVBTE) control bit (INTCON1<9>) enables traps for an Accumulator B overflow event.
- The Catastrophic Overflow Trap Enable (COVTE) control bit (INTCON1<8>) enables traps for a catastrophic overflow of either accumulator. When this trap is detected, these corresponding ERROR bits are set in the INTCON1 register:
  - Accumulator A Overflow Trap Flag (OVAERR)
  - Accumulator B Overflow Trap Flag (OVBERR)
  - Accumulator A Catastrophic Overflow Trap Enable (COVAERR)
  - Accumulator B Catastrophic Overflow Trap Enable (COVBERR)

An Accumulator A or Accumulator B overflow event is defined as a carry-out from bit 31. The accumulator overflow cannot occur, if the 31-bit Saturation mode is enabled for the accumulator. A catastrophic accumulator overflow is defined as a carry-out from bit 39 of either accumulator. The catastrophic overflow cannot occur, if accumulator saturation (31-bit or 39-bit) is enabled.

Divide-by-zero traps cannot be disabled. The divide-by-zero check is performed during the first iteration of the REPEAT loop that executes the divide instruction. The Math Error Status (DIV0ERR) bit (INTCON1<6>) is set when this trap is detected.

Accumulator shift traps cannot be disabled. The SFTAC instruction can be used to shift the accumulator by a literal value or a value in one of the W registers. If the shift value exceeds ±16 bits, an arithmetic trap is generated and the Shift Accumulator Error Status (SFTACERR) bit (INTCON1<7>) is set. The SFTAC instruction executes, but the results of the shift are not written to the target accumulator.

A math error trap can be detected in the software by polling the Math Error Status (MATHERR) bit (INTCON1<4>). To avoid re-entering the Trap Service Routine, the MATHERR status flag must be cleared in software with a RETFIE instruction before the program returns from the trap. Before the MATHERR status bit can be cleared, all conditions that caused the trap to occur must also be cleared. If the trap was due to an accumulator overflow, the Accumulator Overflow (OA and OB) status bits (SR<15:14>) must be cleared. The OA and OB status bits are read-only, so the user software must perform a dummy operation on the overflowed accumulator (such as adding '0'), which will cause the hardware to clear the OA or OB status bit.

### 41.2.2 Hard Traps

Hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

Like soft traps, hard traps are non-maskable sources of interrupt. The difference between hard traps and soft traps is that hard traps force the CPU to stop code execution after the instruction causing the trap is completed. Normal program execution flow does not resume until the trap has been acknowledged and processed.

#### 41.2.2.1 TRAP PRIORITY AND HARD TRAP CONFLICTS

If a higher-priority trap occurs while any lower-priority trap is in progress, processing of the lower-priority trap is suspended, and then the higher-priority trap is acknowledged and processed. The lower-priority trap remains pending until processing of the higher-priority trap completes.

Each hard trap that occurs must be acknowledged before code execution of any type can continue. If a lower-priority hard trap occurs while a higher-priority trap is pending, acknowledged or is being processed, a hard-trap conflict occurs because the lower-priority trap cannot be acknowledged until processing for the higher-priority trap completes.

The device is automatically Reset in a hard-trap conflict condition. The Trap Reset Flag (TRAPR) status bit in the Reset Control Register (RCON<15> in the Reset module) is set when the Reset occurs so that the condition can be detected in software.

### 41.2.2.2 OSCILLATOR FAILURE TRAP (HARD TRAP, LEVEL 14)

An oscillator failure trap event is generated for any of these reasons:

- The Fail-Safe Clock Monitor (FSCM) is enabled and has detected a loss of the system clock source.
- A loss of PLL lock has been detected during normal operation using the PLL.
- The FSCM is enabled and the PLL fails to achieve lock at a Power-on Reset (POR).

An oscillator failure trap event can be detected in software by polling the Oscillator Failure Trap (OSCFAIL) status bit (INTCON1<1>) or the Clock Fail (CF) status bit (OSCCON<3> in the Oscillator module). To avoid re-entering the Trap Service Routine, the OSCFAIL status flag must be cleared in software with a RETFIE instruction before the program returns from the trap.

### 41.2.2.3 ADDRESS ERROR TRAP (HARD TRAP, LEVEL 13)

Operating conditions that can generate an address error trap include:

- A misaligned data word fetch is attempted. This condition occurs when an instruction
  performs a word access with the Least Significant bit (LSb) of the effective address set
  to '1'. The dsPIC33F CPU requires all word accesses to be aligned to an even address
  boundary.
- A bit manipulation instruction uses the Indirect Addressing mode with the LSb of the effective address set to '1'.
- A data fetch is attempted from unimplemented data address space.
- Execution of a BRA #literal instruction or a GOTO #literal instruction, where literal is an unimplemented program memory address.
- Execution of instructions after the Program Counter has been modified to point to unimplemented program memory addresses. The Program Counter can be modified by loading a value into the stack and executing a RETURN instruction.

When an address error trap occurs, data space writes are inhibited so that data is not destroyed.

An address error can be detected in software by polling the ADDRERR status bit (INTCON1<3>). To avoid re-entering the Trap Service Routine, the ADDRERR status flag must be cleared in software with a RETFIE instruction before the program returns from the trap.

**Note:** In the MAC class of instructions, the data space is split into X and Y spaces. In these instructions, unimplemented X space includes all of Y space and unimplemented Y space includes all of X space.

### 41.2.3 Disable Interrupts Instruction

The DISI (Disable Interrupts) instruction can disable interrupts for up to 16384 instruction cycles. This instruction is useful for executing time-critical code segments. The DISI instruction only disables interrupts with priority levels 1-6. Priority level 7 interrupts and all trap events can still interrupt the CPU when the DISI instruction is active.

The DISI instruction works in conjunction with the Disable Interrupts Count (DISICNT) register in the CPU. When the DISICNT register is non-zero, priority level 1-6 interrupts are disabled. The DISICNT register is decremented on each subsequent instruction cycle. When the DISICNT register counts down to zero, priority level 1-6 interrupts are re-enabled. The value specified in the DISI instruction includes all cycles due to PSV accesses, instruction stalls, etc.

The DISICNT register is both readable and writable. The user application can terminate the effect of a previous <code>DISI</code> instruction early by clearing the DISICNT register. The time that interrupts are disabled can also be increased by writing to or adding to the DISICNT register.

If the DISICNT register is zero, interrupts cannot be disabled by simply writing a non-zero value to the register. Interrupts must first be disabled by using the <code>DISI</code> instruction. Once the <code>DISI</code> instruction has executed and DISICNT holds a non-zero value, the application can extend the interrupt disable time by modifying the contents of DISICNT.

The DISI Instruction (DISI) status bit (INTCON2<14>) is set whenever interrupts are disabled as a result of the DISI instruction.

**Note:** The DISI instruction can be used to quickly disable all user interrupt sources, if no source is assigned to CPU priority level 7.

### 41.2.4 Interrupt Operation

All interrupt event flags are sampled during each instruction cycle. A pending Interrupt Request (IRQ) is indicated by the flag bit = 1 in an IFSx register. The IRQ causes an interrupt, if the corresponding bit in the Interrupt Enable (IECx) registers is set. For the rest of the instruction cycle in which the IRQ is sampled, the priorities of all pending interrupt requests are evaluated.


No instruction is aborted when the CPU responds to the IRQ. The instruction, which is in progress when the IRQ is sampled is completed before the Interrupt Service Routine (ISR) is executed.

If there is a pending IRQ with a user application-assigned priority level greater than the current processor priority level that is indicated by the IPL<2:0> status bits (SR<7:5>), an interrupt is presented to the processor. The processor then saves the following information on the software stack:

- · Current PC value
- · Low byte of the Processor Status register (SRL)
- IPL3 status bit (CORCON<3>)

These three values allow the return Program Counter address value, MCU status bits, and the current processor priority level to be automatically saved.

After this information is saved on the stack, the CPU writes the priority level of the pending interrupt into the IPL<2:0> bit locations. This action disables all interrupts of lower or equal priority until the ISR is terminated using the RETFIE instruction.



#### 41.2.4.1 RETURN FROM INTERRUPT

The RETFIE instruction unstacks the PC return address, IPL3 status bit, and SRL register to return the processor to the state and priority level that existed before the interrupt sequence.

### 41.2.4.2 INTERRUPT NESTING

Interrupts are nestable by default. Any ISR in progress can be interrupted by another source of interrupt with a higher user application-assigned priority level. Interrupt nesting can be disabled by setting the Interrupt Nesting Disable (NSTDIS) control bit (INTCON1<15>). When the NSTDIS control bit is set, all interrupts in progress force the CPU priority to level 7 by setting IPL<2:0> = 111. This action effectively masks all other sources of interrupt until a RETFIE instruction is executed. When interrupt nesting is disabled, the user application-assigned interrupt priority levels have no effect except to resolve conflicts between simultaneous pending interrupts.

The IPL<2:0> bits (SR<7:5>) become read-only when interrupt nesting is disabled. This prevents the user software from setting IPL<2:0> to a lower value, and that effectively re-enables the interrupt nesting.

### 41.2.5 Wake-Up from Sleep and Idle

Any source of interrupt that is individually enabled, using its corresponding control bit in the IECx registers, can wake-up the processor from Sleep or Idle mode. When the interrupt status flag for a source is set and the interrupt source is enabled by the corresponding bit in the IEC Control registers, a wake-up signal is sent to the dsPIC33F CPU. When the device wakes from Sleep or Idle mode, one of two actions occur:

- If the interrupt priority level for that source is greater than the current CPU priority level, the processor will process the interrupt and branch to the ISR for the interrupt source.
- If the user application-assigned interrupt priority level for the source is lower than or equal
  to the current CPU priority level, the processor will continue execution, starting with the
  instruction immediately following the PWRSAV instruction that previously put the CPU in
  Sleep or Idle mode.

**Note:** User interrupt sources that are assigned to CPU priority level 0 cannot wake the CPU from Sleep or Idle mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the program must assign the CPU priority level for the interrupt to level 1 or greater.

# 41.2.6 Analog-to-Digital Converter (ADC) External Conversion Request

The INT0 external interrupt request pin is shared with the ADC as an external conversion request signal. The INT0 interrupt source has programmable edge polarity, which is also available to the ADC external conversion request feature.

### 41.2.7 External Interrupt Support

The dsPIC33F supports up to three external interrupt pin sources (INT0-INT2). Each external interrupt pin has edge detection circuitry to detect the interrupt event. The INTCON2 register has three control bits (INT0EP-INT2EP) that select the polarity of the edge detection circuitry. Each external interrupt pin can be programmed to interrupt the CPU on a rising edge or falling edge event. See Register 41-4 for further details.

### 41.3 INTERRUPT PROCESSING TIMING

### 41.3.1 Interrupt Latency for One-Cycle Instructions

Figure 41-3 shows the sequence of events when a peripheral interrupt is asserted during a one-cycle instruction. The interrupt process takes four instruction cycles. Each cycle is numbered in Figure 41-3 for reference.

The interrupt flag status bit is set during the instruction cycle after the peripheral interrupt occurs. The current instruction completes during this instruction cycle. In the second instruction cycle after the interrupt event, the contents of the Program Counter (PC) and Lower-Byte Status (SRL) registers are saved into a temporary buffer register. The second cycle of the interrupt process is executed as a NOP instruction to maintain consistency with the sequence taken during a two-cycle instruction (see 41.3.2 "Interrupt Latency for Two-Cycle Instructions"). In the third cycle, the PC is loaded with the vector table address for the interrupt source and the starting address of the ISR is fetched. In the fourth cycle, the PC is loaded with the ISR address. The fourth cycle is executed as a NOP while the first instruction in the ISR is fetched.




Figure 41-3: Interrupt Timing During a One-Cycle Instruction

### 41.3.2 Interrupt Latency for Two-Cycle Instructions

The interrupt latency during a two-cycle instruction is the same as during a one-cycle instruction. The first and second cycle of the interrupt process allow the two-cycle instruction to complete execution. The timing diagram in Figure 41-4 shows the peripheral interrupt event occurring in the instruction cycle prior to execution of the two-cycle instruction.

Figure 41-5 shows the timing when a peripheral interrupt coincides with the first cycle of a two-cycle instruction. In this case, the interrupt process completes for a one-cycle instruction (see 41.3.1 "Interrupt Latency for One-Cycle Instructions").

Figure 41-4: Interrupt Timing During a Two-Cycle Instruction





Figure 41-5: Interrupt Timing, Interrupt Occurs During 1st Cycle of a Two-Cycle Instruction



### 41.3.3 Returning from Interrupt

To return from an interrupt, the program must call the RETFIE instruction. During the first two cycles of a RETFIE instruction, the contents of the PC and the SRL register are popped from the stack. The third instruction cycle is used to fetch the instruction addressed by the updated program counter. This cycle executes as a NOP instruction. On the fourth cycle, program execution resumes at the point where the interrupt occurred.

TCY 1 3 2 INST PC + 4 RETFIE RETFIE PC + 2 ISR last **FNOP** Executed instruction 2nd cycle ISR ISR + 2 PC PC + 2 PC + 4 PC + 6 CPU 6 6 6 4 4 4 4 Priority

Figure 41-6: Return from Interrupt Timing

### 41.3.4 Special Conditions for Interrupt Latency

The dsPIC33F allows the current instruction to complete when a peripheral interrupt source becomes pending. The interrupt latency is the same for both one- and two-cycle instructions. However, certain conditions can increase interrupt latency by one cycle, depending on when the interrupt occurs. If a fixed latency is critical to the application, the following conditions should be avoided:

- Executing a MOV.D instruction that uses PSV to access a value in program memory space
- · Appending an instruction stall cycle to any two-cycle instruction
- Appending an instruction stall cycle to any one-cycle instruction that performs a PSV access
- A bit test and skip instruction (BTSC, BTSS) that uses PSV to access a value in the program memory space

### 41.4 INTERRUPT CONTROL AND STATUS REGISTERS

The following registers are associated with the interrupt controller:

### • INTCON1: Interrupt Control Register 1

The INTCON1 register, which controls global interrupt functions, contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.

#### • INTCON2: Interrupt Control Register 2

The INTCON2 register, which controls global interrupt functions, also controls external interrupt request signal behavior and use of the alternate vector table.

### • IFSx: Interrupt Flag Status Registers (see Register 41-5 through Register 41-11)

All interrupt request flags are maintained in the IFSx registers, where 'x' denotes the register number. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and cleared by software.

### IECx: Interrupt Enable Control Registers (see Register 41-12 through Register 41-18)

All Interrupt Enable Control bits are maintained in the IECx registers, where 'x' denotes the register number. These control bits are used to individually enable interrupts from the peripherals or external signals.

### IPCx: Interrupt Priority Control Registers (see Register 41-19 through Register 41-34)

Each user interrupt source can be assigned to one of eight priority levels. The IPC registers set the interrupt priority level for each source of interrupt.

### SR: CPU Status Register

The SR register is not a specific part of the interrupt controller hardware, but it contains the IPL<2:0> status bits (SR<7:5>), which indicates the current CPU priority level. The user application can change the current CPU priority level by writing to the IPL bits.

### · CORCON: Core Control Register

The CORCON register is not specifically part of the interrupt controller hardware, but it contains the IPL3 status bit, which indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

### · INTTREG: Interrupt Control and Status Register

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

Each register is described in detail in the following sections.

**Note:** The total number and type of interrupt sources depend on the device variant. Refer to the specific device data sheet for further details.

### 41.4.1 Assignment of Interrupts to Control Registers

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 41-1. For example, the INT0 (External Interrupt 0) source has vector number and natural order priority 0. Therefore, the External Interrupt 0 Flag Status (INT0IF) bit is found in IFSO<0>. The INT0 interrupt uses bit 0 of the IEC0 register as its Enable bit. The IPCO<2:0> bits assign the interrupt priority level for the INT0 interrupt.

### Register 41-1: SR: CPU Status Register

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R-0	R-0
OA	ОВ	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0>(1,2)		RA	N	OV	Z	С
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Not used by the Interrupt Controller (See the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for descriptions of SR bits).
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(1,2)</sup> 111 = CPU interrupt priority level is 7 (15). User interrupts disabled  110 = CPU interrupt priority level is 6 (14)  101 = CPU interrupt priority level is 5 (13)  100 = CPU interrupt priority level is 4 (12)  011 = CPU interrupt priority level is 3 (11)  010 = CPU interrupt priority level is 2 (10)  001 = CPU interrupt priority level is 1 (9)  000 = CPU interrupt priority level is 0 (8)
bit 4-0	Not used by the Interrupt Controller (See the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for descriptions of SR bits).

**Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1.

2: The IPL<2:0> status bits are read-only when NSTDIS = 1 (INTCON1<15>).

### Register 41-2: CORCON: Core Control Register

U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
_	_	_	_	EDT		DL<1:0>	
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(1)</sup>	PSV	RND	IF
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Not used by the Interrupt Controller (See the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for descriptions of CORCON bits).
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 <sup>(1)</sup> 1 = CPU interrupt priority level is greater than 7  0 = CPU interrupt priority level is 7 or less
bit 2-0	Not used by the Interrupt Controller (See the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for descriptions of CORCON bits).

**Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

### Register 41-3: INTCON1: Interrupt Control Register 1

Legend:

R = Readable bit

-n = Value at POR

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7							bit 0

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

bit 15	NSTDIS: Interrupt Nesting Disable bit  1 = Interrupt nesting is disabled  0 = Interrupt nesting is enabled
bit 14	OVAERR: Accumulator A Overflow Trap Flag bit  1 = Trap was caused by overflow of Accumulator A  0 = Trap was not caused by overflow of Accumulator A
bit 13	OVBERR: Accumulator B Overflow Trap Flag bit  1 = Trap was caused by overflow of Accumulator B  0 = Trap was not caused by overflow of Accumulator B
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B 0 = Trap was not caused by catastrophic overflow of Accumulator B
bit 10	<b>OVATE:</b> Accumulator A Overflow Trap Enable bit 1 = Trap overflow of Accumulator A 0 = Trap disabled
bit 9	<b>OVBTE:</b> Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B 0 = Trap disabled
bit 8	<b>COVTE:</b> Catastrophic Overflow Trap Enable bit 1 = Trap on catastrophic overflow of Accumulator A or B enabled 0 = Trap disabled
bit 7	SFTACERR: Shift Accumulator Error Status bit  1 = Math error trap was caused by an invalid accumulator shift  0 = Math error trap was not caused by an invalid accumulator shift
bit 6	<b>DIV0ERR:</b> Divide-by-Zero Error Status bit  1 = Divide-by-zero error trap was caused by a divide by zero  0 = Divide-by-zero error trap was not caused by a divide by zero
bit 5	Unimplemented: Read as '0'
bit 4	MATHERR: Math Error Status bit  1 = Math error trap has occurred

0 = Math error trap has not occurred

**ADDRERR:** Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred

W = Writable bit

'1' = Bit is set

bit 3

Register 41-3:	NTCON1: Interrupt	Control Register 1	(Continued)
----------------	-------------------	--------------------	-------------

bit 2 STKERR: Stack Error Trap Status bit

1 = Stack error trap has occurred

0 = Stack error trap has not occurred

bit 1 OSCFAIL: Oscillator Failure Trap Status bit

1 = Oscillator failure trap has occurred

1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred

bit 0 **Unimplemented:** Read as '0'

### Register 41-4: INTCON2: Interrupt Control Register 2

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	_	_	_	_	_	_
bit 15	•						bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	INT2EP	INT1EP	INT0EP
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit

1 = Use alternate vector table

0 = Use standard (default) vector table

bit 14 DISI: DISI Instruction Status bit

1 = DISI instruction is active 0 = DISI instruction is not active

bit 13-3 Unimplemented: Read as '0'

bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit

1 = Interrupt on negative edge0 = Interrupt on positive edge

bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit

1 = Interrupt on negative edge0 = Interrupt on positive edge

bit 0 INTOEP: External Interrupt 0 Edge Detect Polarity Select bit

1 = Interrupt on negative edge0 = Interrupt on positive edge

### Register 41-5: IFS0: Interrupt Flag Status Register 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF
bit 7							bit 0

Legend:

bit 8

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13 ADIF: ADC Group Conversion Complete Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 12 **U1TXIF:** UART1 Transmitter Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 11 **U1RXIF:** UART1 Receiver Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 9 SPI1EIF: SPI1 Fault Interrupt Flag Status bit

1 = Interrupt request has occurred
0 = Interrupt request has not occurred

T3IF: Timer3 Interrupt Flag Status bit
1 = Interrupt request has occurred

1 = Interrupt request has occurred
 0 = Interrupt request has not occurred
 T2IF: Timer2 Interrupt Flag Status bit

bit 7 **T2IF:** Timer2 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 5 IC2IF: Input Capture Channel 2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 4 **Unimplemented:** Read as '0'

bit 3 T1IF: Timer1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

### Register 41-5: IFS0: Interrupt Flag Status Register 0 (Continued)

bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurredINTOIF: External Interrupt 0 Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 0

### Register 41-6: IFS1: Interrupt Flag Status Register 1

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	INT2IF	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13 INT2IF: External Interrupt 2 Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 12-5 Unimplemented: Read as '0'

bit 4 INT1IF: External Interrupt 1 Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 3 CNIF: Input Change Notification Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2 AC1IF: Analog Comparator 1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

### Register 41-7: IFS3: Interrupt Flag Status Register 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	_	_	_	_	_	PSEMIF	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9 **PSEMIF:** PWM Special Event Match Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 8-0 **Unimplemented:** Read as '0'

### Register 41-8: IFS4: Interrupt Flag Status Register 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	_	_	_	_	_	U1EIF	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-2 **Unimplemented:** Read as '0'

bit 1 **U1EIF:** UART1 Error Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 0 **Unimplemented:** Read as '0'

### Register 41-9: IFS5: Interrupt Flag Status Register 5

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
PWM2IF	PWM1IF	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **PWM2IF:** PWM 2 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 14 **PWM1IF:** PWM 1 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 13-0 **Unimplemented:** Read as '0'

### Register 41-10: IFS6: Interrupt Flag Status Register 6

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IF	ADCP0IF	_	_	_	_	AC4IF	AC3IF
bit 15							bit 8

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
AC2IF	_	_	_	_	_	PWM4IF	PWM3IF
bit 7							bit 0

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 ADCP1IF: ADC Pair 1 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 14 ADCP0IF: ADC Pair 0 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 13-10 **Unimplemented:** Read as '0'

bit 9 AC4IF: Analog Comparator 4 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 8 AC3IF: Analog Comparator 3 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 7 AC2IF: Analog Comparator 2 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 6-2 **Unimplemented:** Read as '0'

bit 1 **PWM4IF:** PWM 4 Interrupt Flag Status bit

1 = Interrupt request has occurred
 0 = Interrupt request has not occurred
 PWM3IF: PWM 3 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

### Register 41-11: IFS7: Interrupt Flag Status Register 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4 ADCP6IF: ADC Pair 6 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 3 ADCP5IF: ADC Pair 5 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2 ADCP4IF: ADC Pair 4 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 1 ADCP3IF: ADC Pair 3 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 0 ADCP2IF: ADC Pair 2 Conversion Done Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

### Register 41-12: IEC0: Interrupt Enable Control Register 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit 0

Legend:

bit 8

bit 7

bit 4

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13 ADIE: ADC1 Conversion Complete Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 12 **U1TXIE:** UART1 Transmitter Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 11 **U1RXIE:** UART1 Receiver Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 10 SPI1IE: SPI1 Event Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 9 SPI1EIE: SPI1 Event Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled T3IE: Timer3 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabledT2IE: Timer2 Interrupt Enable bit

1 = Interrupt request enabled
0 = Interrupt request not enabled

bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled Unimplemented: Read as '0'

bit 3 **T1IE:** Timer1 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

### Register 41-12: IEC0: Interrupt Enable Control Register 0 (Continued)

bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 0 **INTOIE:** External Interrupt 0 Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

### Register 41-13: IEC1: Interrupt Enable Control Register 1

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	INT2IE	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13 INT2IE: External Interrupt 2 Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 12-5 **Unimplemented:** Read as '0'

bit 4 INT1IE: External Interrupt 1 Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 3 CNIE: Input Change Notification Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 2 AC1IE: Analog Comparator 1 Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

### Register 41-14: IEC3: Interrupt Enable Control Register 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	_	_	_	_	_	PSEMIE	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

bit 8-0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9 **PSEMIE:** PWM Special Event Match Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled Unimplemented: Read as '0'

### Register 41-15: IEC4: Interrupt Enable Control Register 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
_	_	_	_	_	_	U1EIE	_
bit 7							bit 0

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-2 **Unimplemented:** Read as '0'

bit 1 **U1EIE:** UART1 Error Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled Unimplemented: Read as '0'

### Register 41-16: IEC5: Interrupt Enable Control Register 5

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
PWM2IE	PWM1IE	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **PWM2IE:** PWM2 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 14 **PWM1IE:** PWM1 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 13-0 **Unimplemented:** Read as '0'

### Register 41-17: IEC6: Interrupt Enable Control Register 6

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IE	ADCP0IE	_	_	_		AC4IE	AC3IE
bit 15							bit 8

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
AC2IE	_	_	_	_	_	PWM4IE	PWM3IE
bit 7							bit 0

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 ADCP1IE: ADC Pair 1 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 14 ADCP0IE: ADC Pair 0 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 13-10 **Unimplemented:** Read as '0'

bit 9 AC4IE: Analog Comparator 4 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 8 AC3IE: Analog Comparator 3 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 7 AC2IE: Analog Comparator 2 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 6-2 **Unimplemented:** Read as '0'

bit 1 **PWM4IE:** PWM4 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabledPWM3IE: PWM3 Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

### Register 41-18: IEC7: Interrupt Enable Control Register 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4 ADCP6IE: ADC Pair 6 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 3 ADCP5IE: ADC Pair 5 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 2 ADCP4IE: ADC Pair 4 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 1 ADCP3IE: ADC Pair 3 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 0 ADCP2IE: ADC Pair 2 Conversion Done Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

### Register 41-19: IPC0: Interrupt Priority Control Register 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T1IP<2:0>		_		OC1IP<2:0>	
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>		_		INT0IP<2:0>	
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INT0IP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

Note: Not all bits are implemented on all devices. Refer to the specific device data sheet for more information.

### Register 41-20: IPC1: Interrupt Priority Control Register 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		_		OC2IP<2:0>	
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		IC2IP<2:0>		_	_	_	_
bit 7 bit 0							

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **T2IP<2:0>:** Timer2 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

:

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

Note: Not all bits are implemented on all devices. Refer to the specific device data sheet for more information.

#### Register 41-21: IPC2: Interrupt Priority Control Register 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U1RXIP<2:0>		_		SPI1IP<2:0>	
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI1EIP<2:0>		_		T3IP<2:0>	
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 Unimplemented: Read as '0' bit 14-12 U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 T3IP<2:0>: Timer3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

#### Register 41-22: IPC3: Interrupt Priority Control Register 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		ADC1IP<2:0>		_		U1TXIP<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 ADC1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

,

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **U1TXIP<2:0>:** UART1 Transmitter Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

#### Register 41-23: IPC4: Interrupt Priority Control Register 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		CNIP<2:0>		_		AC1IP<2:0>	
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit 0

 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

bit 15 Unimplemented: Read as '0' bit 14-12 CNIP<2:0>: Change Notification Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 AC1IP<2:0>: Analog Comparator 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

#### Register 41-24: IPC5: Interrupt Priority Control Register 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	_		INT1IP<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 **INT1IP<2:0>:** External Interrupt 1 Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

**Note:** Not all bits are implemented on all devices. Refer to the specific device data sheet for more information.

#### Register 41-25: IPC7: Interrupt Priority Control Register 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		INT2IP<2:0>		_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-4 **INT2IP<2:0>:** External Interrupt 2 Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

#### Register 41-26: IPC14: Interrupt Priority Control Register 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		PSEMIP<2:0>		_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **PSEMIP<2:0>:** PWM Special Event Match Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

Note: Not all bits are implemented on all devices. Refer to the specific device data sheet for more information.

#### Register 41-27: IPC16: Interrupt Priority Control Register 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		U1EIP<2:0>		_	_	_	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **U1EIP<2:0>:** UART1 Error Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

# Register 41-28: IPC23: Interrupt Priority Control Register 23

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		PWM2IP<2:0>		_	F	PWM1IP<2:0>	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **PWM2IP<2:0>:** PWM2 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **PWM1IP<2:0>:** PWM1 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7-0 **Unimplemented:** Read as '0'

# Register 41-29: IPC24: Interrupt Priority Control Register 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		PWM4IP<2:0>		_		PWM3IP<2:0>	
bit 7	<u>'</u>						bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 **PWM4IP<2:0>:** PWM4 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **PWM3IP<2:0>:** PWM3 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

# Register 41-30: IPC25: Interrupt Priority Control Register 25

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		AC2IP<2:0>		_	_	_	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7					_	_	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 AC2IP<2:0>: Analog Comparator 2 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11-0 **Unimplemented:** Read as '0'

# Register 41-31: IPC26: Interrupt Priority Control Register 26

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AC4IP<2:0>		_		AC3IP<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 AC4IP<2:0>: Analog Comparator 4 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

٠

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 3 **Unimplemented:** Read as '0'

bit 2-0 AC3IP<2:0>: Analog Comparator 3 Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority)

•

٠

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

#### Register 41-32: IPC27: Interrupt Priority Control Register 27

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	,	ADCP1IP<2:0>		_	Į.	ADCP0IP<2:0>	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 ADCP1IP<2:0>: ADC Pair 1 Conversion Done Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 ADCP0IP<2:0>: ADC Pair 0 Conversion Done Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7-0 **Unimplemented:** Read as '0'

#### Register 41-33: IPC28: Interrupt Priority Control Register 28

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		ADCP5IP<2:0>	•	_	ADCP4IP<2:0>				
bit 15							bit 8		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		ADCP3IP<2:0>		_	ADCP2IP<2:0>				
bit 7							bit 0		

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 Unimplemented: Read as '0' bit 14-12 ADCP5IP<2:0>: ADC Pair 5 Conversion Done Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 ADCP4IP<2:0>: ADC Pair 4 Conversion Done Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0'

bit 6-4 ADCP3IP<2:0>: ADC Pair 3 Conversion Done Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•
001 = Interrupt is priority 1
000 = Interrupt source is disabled

Unimplemented: Read as '0'

bit 2-0 ADCP2IP<2:0>: ADC Pair 2 Conversion Done Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

Note: Not all bits are implemented on all devices. Refer to the specific device data sheet for more information.

bit 3

# Register 41-34: IPC29: Interrupt Priority Control Register 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_			-   -		-   -		_				
bit 15 bit 8											

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	_	_	_	_	ADCP6IP<2:0>(1)					
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 ADCP6IP<2:0>: ADC Pair 6 Conversion Done Interrupt 1 Priority bits<sup>(1)</sup>

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

#### Register 41-35: INTTREG: Interrupt Control and Status Register

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
_	_		-	ILR<3:0>							
bit 15							bit 8				

U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
_	VECNUM<6:0>											
bit 7							bit 0					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits

1111 = CPU Interrupt Priority Level is 15

•

.

0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **VECNUM<6:0>:** Vector Number of Pending Interrupt bits

0111111 = Interrupt Vector pending is number 135

•

•

0000001 = Interrupt Vector pending is number 9

0000000 = Interrupt Vector pending is number 8

#### 41.5 INTERRUPT SETUP PROCEDURES

#### 41.5.1 Initialization

To configure an interrupt source, do the following:

- 1. Set the NSTDIS control bit (INTCON1<15>) if you do not plan to use nested interrupts.
- Select the user application-assigned priority level for the interrupt source by writing the
  control bits in the appropriate IPCx Control register. The priority level depends on the
  specific application and the type of interrupt source. If you do not plan to use multiple
  priority levels, program the IPCx register control bits for all enabled interrupt sources to
  the same non-zero value.

**Note:** At a device Reset, the IPC registers are initialized with all user interrupt sources assigned to priority level 4.

- Clear the interrupt flag status bit associated with the peripheral in the associated IFSx Status register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx Control register.

# 41.5.2 Interrupt Service Routine

The method used to declare an ISR and initialize the Interrupt Vector Table (IVT) with the correct vector address, depends on the programming language (C or Assembler) and the language development tool suite used to develop the application. In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the application will immediately enter the ISR after it exits the routine. If the ISR is coded in Assembly, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value, and old CPU priority level.

## 41.5.3 Trap Service Routine

A Trap Service Routine (TSR) is coded like an ISR, except that the code must clear the appropriate trap status flag in the INTCON1 register to avoid re-entry into the TSR.

#### 41.5.4 Interrupt Disable

To disable the interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xE0 with SRL.

To enable user interrupts, you can use the POP instruction to restore the previous SR value.

**Note:** Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction disables interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

## 41.5.5 Code Example

Example 41-1 illustrates the code that enables nested interrupts and sets up Timer1, Timer2, Timer3, Timer4 and change notice peripherals to priority levels 2, 5, 6 and 4, respectively. It also illustrates how interrupts can be enabled or disabled using the Status Register. Sample ISRs illustrate interrupt clearing.

## Example 41-1: Interrupt Setup Code Example

```
void enableInterrupts(void)
    /* Set CPU IPL to 0, enable level 1-7 interrupts */
    / \, ^{\star} No restoring of previous CPU IPL state performed here ^{\star} /
   SRbits.IPL = 0;
   return;
void disableInterrupts(void)
    /* Set CPU IPL to 7, disable level 1-7 interrupts */
    /* No saving of current CPU IPL setting performed here */
   SRbits.IPL = 7;
   return;
void initInterrupts(void)
    /* Interrupt nesting enabled here */
    INTCON1bits.NSTDIS = 0;
    /* Set Timer3 interrupt priority to 6 (level 7 is highest) */
    IPC2bits.T3IP = 6;
    /* Set Timer2 interrupt priority to 5 */
    IPC1bits.T2IP = 5;
    /* Set Change Notice interrupt priority to 4 */
    IPC4bits.CNIP = 4;
    /* Set Timer1 interrupt priority to 2 */
    IPCObits.T1IP = 2;
    /* Reset Timer1 interrupt flag */
    IFSObits.T1IF = 0;
    /* Reset Timer2 interrupt flag */
    IFSObits.T2IF = 0;
    /* Reset Timer3 interrupt flag */
    IFSObits.T3IF = 0;
    /* Enable CN interrupts */
    IEC1bits.CNIE = 1;
    /* Enable Timer1 interrupt */
    IECObits.T1IE = 1;
    /* Enable Timer2 interrupt (PWM time base) */
    IECObits.T2IE = 1;
```

#### Example 41-1: Interrupt Setup Code Example (Continued)

```
/* Enable Timer3 interrupt */
   IECObits.T3IE = 1;
   /* Reset change notice interrupt flag */
   IFS1bits.CNIF = 0;
   return;
void __attribute__((__interrupt__, no_auto_psv)) _TlInterrupt(void)
   /* Insert ISR Code Here*/
   /* Clear Timer1 interrupt */
   IFSObits.T1IF = 0;
void attribute (( interrupt , no auto psv)) T2Interrupt(void)
   /* Insert ISR Code Here*/
   /* Clear Timer2 interrupt */
   IFSObits.T2IF = 0;
void attribute (( interrupt , no auto psv)) T3Interrupt(void)
   /* Insert ISR Code Here*/
   /* Clear Timer3 interrupt */
   IFSObits.T3IF = 0;
void __attribute__((__interrupt__, no_auto_psv)) _CNInterrupt(void)
   /* Insert ISR Code Here*/
   /* Clear CN interrupt */
   IFS1bits.CNIF = 0;
```

# DS70300B-page 41-53

# 41.6 REGISTER MAPS

A summary of the Special Function Registers associated with the dsPIC33F Interrupts (Part IV) module is provided in Table 41-2.

Table 41-2: Interrupt Controller Register Map

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0800	NSTDIS	OVA ERR	OVB ERR	COVA ERR	COVB ERR	OVATE	OVBTE	COVTE	SFTAC ERR	DIV0 ERR	_	MATH ERR	ADDR ERR	STK ERR	OSC FAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084		_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	-	_	INT2IF	_	_	_	_	_	_	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
IFS4	008C		_	_	_	_	_	_	_	_	_	_	_	_	_	U1EIF	_	0000
IFS5	008E	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	-	_	_	AC4IF	AC3IF	AC2IF	_	_	_	_	_	PWM4IF	PWM3IF	0000
IFS7	0092	I	_	-	I	1	_	1	_	ı	ı	_	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF	0000
IEC0	0094	1	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096		_	INT2IE	-	_	_	_	_	_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A		_	_	-	_	_	PSEMIE	_	_	_	_	_	_	_	_	_	0000
IEC4	009C	1	_		_		_	_	_	_	_	_	_	_	_	U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	-	_	_	AC4IE	AC3IE	AC2IE	_	_	_	_	_	PWM4IE	PWM3IE	0000
IEC7	00A2	_	_	_	_	_	_	_	_	_	_	_	ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4			T1IP<2:0>		_	(	OC1IP<2:0	>	_	IC1IP<2:0>		•	— INT0IP<2:0>				4444
IPC1	00A6			T2IP<2:0>		_	(	OC2IP<2:0	>	_	IC2IP<2:0>		•	_	_	_	_	4400
IPC2	8A00	1	U	1RXIP<2:0	>		(	SPI1IP<2:0	>	_	SPI1EIP<2:0>		)>	_	T3IP<2:0>			4444
IPC3	00AA		_	_	_	_	_	_	_	_	A	ADC1IP<2:0	)>	_	U1TXIP<2:0>			0044
IPC4	00AC	I		CNIP<2:0>		1		AC1IP<2:0>	>	ı	N	/II2C1IP<2:0	)>	_	SI2C1IP<2:0>			4044
IPC5	00AE	1	_		ı		_	-	_	1	1	_	_	_	IN	NT1IP<2:0>		0004
IPC7	00B2		_	_	-	_	_	_	_	_		INT2IP<2:0	>	_	_	_	_	0040
IPC14	00C0	1	_		1		_	-	_	-	F	PSEMIP<2:0	)>	_	_	_	_	0000
IPC16	00C4	_	_	_	_	_	_	_	_	_		U1EIP<2:0:	>	_	_	_	_	0000
IPC23	00D2	_	P	WM2IP<2:0	>	_	Р	WM1IP<2:0	)>	_	_	_	_	_	_	_	_	4444
IPC24	00D4	-	_	_	_	_	_	_	_	_	F	WM4IP<2:0	)>	_	PV	VM3IP<2:0>	•	0000
IPC25	00D6	_	A	AC2IP<2:0>		_	_	_	_	_	_	_	_	_	_	_	_	4444
IPC26	00D8		_	_	_	_	_	_	_	_		AC4IP<2:0	>	_	А	C3IP<2:0>		0444
IPC27	00DA	_	ΑI	OCP1IP<2:0	)>	_	Al	DCP0IP<2:	0>	_	_	_	_	_	_	_	_	0000
IPC28	00DC	_	AΓ	OCP5IP<2:0	)>	_	ADCP4IP<2:0>		_	ADCP3IP<2:0>		0>	_	ADCP2IP<2:0>		•	0000	
IPC29	00DE	_	_	_	_	_	_	_	_	_		_	_	_	AD	CP6IP<2:0>	•	0000
INTTREG	00E0	_	_	_	_		ILR<	<3:0>		_				VECNUM<6	:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 41.7 DESIGN TIPS

Question 1: What happens when two sources of interrupt become pending at the same

time and have the same user application-assigned priority level?

**Answer:** The interrupt source with the highest natural order priority will take precedence.

The natural order priority is determined by the Interrupt Vector Table (IVT) address for that source. Interrupt sources with a lower IVT address have a higher

natural order priority.

Question 2: Can the DISI instruction be used to disable all sources of interrupt and

raps?

**Answer:** The DISI instruction does not disable traps or priority level 7 interrupt sources.

However, the DISI instruction can be used as a convenient way to disable all interrupt sources if no priority level 7 interrupt sources are enabled in the user's

application.

# 41.8 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Interrupts (Part IV) module are:

Title Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip website (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F Family of devices.

## 41.9 REVISION HISTORY

## **Revision A (November 2007)**

This is the initial release of this document.

# **Revision B (August 2008)**

This revision incorporates the following updates:

- · Examples:
  - The term "External Interrupt 0 (INT0)" in the example, in 41.1.5 "Interrupt Priority" has been corrected as "UART1 Rx Interrupt".
  - The term "External Interrupt 0 (INT1)" in the example, in **41.1.5 "Interrupt Priority"** has been corrected as "External Interrupt 0 (INT0)".
- · Notes:
  - Added a note on interrupt priority bits to all the IPC registers (see Register 41-19 through Register 41-34).
  - Removed incorrect note references in IPC28: Interrupt Priority Control Register 28 (see Register 41-33).
- · Registers:
  - Added cross references to register definitions in 41.4 "Interrupt Control and Status Registers" section.
  - The bit descriptions for bit 11 and bit 12 in the (INTCON1): Interrupt Control Register 1 have been corrected (see Register 41-3).
- · Tables:
  - Updated the IVT Address and AIVT Address for the IRQ numbers 38-64, 66-72 and 74-101 in Table 41-1.
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.