Introduction to RISC-V ABI

PLCT Tech Report Sinan Lin 林思南

sinan.lin@aalto.fi

Contents of table

- Introduction
- ELF and RISC-V specification
- RISC-V processor-specific ABI

Step 1. Write down source code

```
main.c
// main.c
#include "add.h"

void _start() {
    asm("li a0, 155\n"
        "li a1, 100\n"
        "call add\n"
        "li a7, 93\n"
        "ecall\n"
    );
}
```

```
sys_exit(add(100, 155))
```

```
add.h
// add.h
int add(int, int);
```

```
add.c

// add.c
#include "add.h"
int add(int a, int b) {
    return a + b;
}
```

```
main.c
#include "add.h"
void start() {
   asm("li a0, 155\n"
       "li al, 100\n"
       "call add\n"
       "li a7, 93\n"
       "ecall\n"
                                  add.i
add.h
int add(int, int);
                                 main.i
add.c
#include "add.h"
int add(int a, int b) {
   return a + b;
```

Step 2. Use preprocessor to expand macro

```
Preprocessor expands macros riscv64-unknown-linux-gnu-cpp -P main.c -o main.i
```

riscv64-unknown-linux-gnu-cpp -P add.c -o add.i

main.c

```
// main.c
#include "add.h"

void _start() {
    asm("li a0, 155\n"
        "li a1, 100\n"
        "call add\n"
        "li a7, 93\n"
        "ecall\n"
    );
}
```

add.i

```
// add.i
int add(int, int);
int add(int a, int b) {
    return a + b;
}
```

add.h

```
// add.h
int add(int, int);
```

add.c

```
// add.c
#include "add.h"
int add(int a, int b) {
   return a + b;
}
```


Step 2. Use preprocessor to expand macro

```
Preprocessor expands macros
riscv64-unknown-linux-gnu-cpp -P main.c -o main.i
riscv64-unknown-linux-gnu-cpp -P add.c -o add.i
```

main.i

```
int add(int, int);
void _start() {
    asm("li a0, 255\n"
        "li a1, 100\n"
        "call add\n"
        "li a7, 93\n"
        "ecall\n"
    );
}
```

Step 3. GCC compiles source code to assembly




gcc generates assembly

riscv64-unknown-linux-gnu-gcc -S main.i -o main.s
riscv64-unknown-linux-gnu-gcc -S add.i -o add.s


Step 4. Assembler converts code to object file

as converts assembly code into object code
riscv64-unknown-linux-gnu-as main.s -o main.o
riscv64-unknown-linux-gnu-as add.s -o add.o




```
add.o:
                     file format elf64-littleriscv
           Disassembly of section .text:
            0: fe010113
                                          addi
                                                  SD.SD.-32
main.o:
           file format elf64-littleriscv
Disassembly of section .text:
0000000000000000 <_start>:
                               addi
                                      sp,sp,-16
       ff010113
                                      s0,8(sp)
       00813423
                               sd
                               addi
                                      s0,sp,16
       01010413
       0ff00513
                               li
                                      a0,255
                               li
                                      a1,100
  10:
       06400593
                                      га,0х0
       00000097
                               autpc
  18:
       000080e7
                               jalr
                                      ra # 14 <_start+0x14>
  1c:
       05d00893
                               li
                                      a7,93
  20:
       00000073
                               ecall
  24:
       00000013
                               nop
                               ld
       00813403
                                      s0,8(sp)
                               addi
                                      sp,sp,16
  2c:
       01010113
       00008067
                               ret
```

Step 5. Linker combines object files and emits executable file



- RISC-V specification in ELF format
- RISC-V ABI



ELF (Executable and linkable file format)

- ELF Header
 - General information about the binary
- Sections
 - Information needed for linking object files in order to build an executable
- Segments
 - Chunks of information to prepare the executable to be loaded into memory.

Sections

ELF Header
.shstrtab
.strtab
.symtab
.comment
.bss
.note
.data
.rela.text
.text
NULL
section header table

Layout of main.o

ELF (Executable and linkable file format)

- ELF Header
 - General information about the binary
- Sections
 - Information needed for linking object files in order to build an executable
- Segments
 - Chunks of information to prepare the executable to be loaded into memory.

Sections

ELF Header
.shstrtab
.strtab
.symtab
.comment
.bss
.note
.data
.rela.text
.text
NULL
section header table

Layout of main.o

ELF Header

```
FLF Header:
          7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
  Magic:
  Class:
                                      ELF64
                                     2's complement, little endian
  Data:
                                     1 (current)
  Version:
  OS/ABI:
                                     UNIX - System V
  ABI Version:
                                     REL (Relocatable file)
  Type:
                                     RTSC-V
  Machine:
  Version:
                                     0x1
  Entry point address:
                                     0x0
  Start of program headers:
                                     0 (bytes into file)
  Start of section headers:
                                     496 (bytes into file)
  Flags:
                                     0x5, RVC, double-float ABI
  Size of this header:
                                     64 (bytes)
  Size of program headers:
                                     0 (bytes)
  Number of program headers:
  Size of section headers:
                                     64 (bytes)
  Number of section headers:
                                     10
  Section header string table index: 9
```

```
ypedef struct
unsigned char e ident[16];
                             /* Magic number and other info */
uint16 t e type;
uint16 t e machine:
uint32 t e version;
                          /* Entry point virtual address */
uint64 t e entry:
                          /* Program header table file offset */
uint64 t e phoff;
uint64 t e shoff:
                          /* Section header table file offset */
uint32 t e flags;
uint16 t e ehsize:
                          /* ELF header size in bytes */
uint16 t e phentsize:
                          /* Program header table entry size */
uint16 t e phnum;
                          /* Section header table entry size */
uint16 t e shentsize;
uint16 t e shnum;
uint16 t e shstrndx:
Elf64 Ehdr;
```

main.o

riscv-glibc/elf/elf.h

ELF Header with RISC-V specification

```
ELF Header:
           7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
  Magic:
  Class:
                                      FLF64
  Data:
                                      2's complement, little endian
  Version:
                                     1 (current)
  OS/ABI:
                                      UNIX - System V
  ABI Version:
                                      REL (Relocatable file)
  Type:
  Machine:
                                     RISC-V
  Version:
                                      0x1
  Entry point address:
                                      0x0
  Start of program headers:
                                      0 (bytes into file)
  Start of section headers:
                                     496 (bytes into file)
                                      0x5, RVC, double-float ABI
  Flags:
  Size of this header:
                                      64 (bytes)
  Size of program headers:
                                      0 (bytes)
  Number of program headers:
  Size of section headers:
                                      64 (bytes)
  Number of section headers:
  Section header string table index: 9
```

readelf -h main.o

RVC allows instructions to be aligned to 16-bit boundaries, the linker is permitted to use RVC instructions such as C.JAL in the relaxation process. ('C' Standard Extension)

ILP64D: Integer calling-convention with hardware floating-point calling convention for FLEN=64

e_machine
- EM_RISCV (243) for RISC-V ELF
e flags

Bit 0	Bit 1 - 2	Bit 3	Bit 4	Bit 5 - 31
RVC	Float ABI	RVE	TSO	Reserved

- EF_RISCV_RVC (0x0001)
- EF_RISCV_FLOAT_ABI_SOFT (0x0000)
- EF RISCV FLOAT ABI SINGLE (0x0002)
- EF_RISCV_FLOAT_ABI_DOUBLE (0x0004)
- EF RISCV FLOAT ABI QUAD (0x0006)
- EF_RISCV_FLOAT_ABI (0x0006)
- EF_RISCV_RVE (0x0008)
- EF_RISCV_TSO (0x0010)


Section header table

```
ELF Header:
 Magic:
          7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
 Class:
                                    ELF64
 Data:
                                    2's complement, little endian
 Version:
                                    1 (current)
 OS/ABI:
                                    UNIX - System V
 ABI Version:
                                    REL (Relocatable file)
 Type:
 Machine:
                                    RISC-V
 Version:
                                    0x1
 Entry point address:
                                    0x0
                                    0 (bytes into file)
 Start of program headers:
 Start of section headers:
                                    496 (bytes into file)
                                    0x5, RVC, double-float ABI
 Flags:
 Size of this header:
                                    64 (bytes)
 Size of program headers:
                                    0 (bytes)
 Number of program headers:
 Size of section headers:
                                    64 (bytes)
 Number of section headers:
                                    10
 Section header string table index: 9
```

Sections

ELF Header
.shstrtab
.strtab
.symtab
.comment
.bss
.note
.data
.rela.text
.text
NULL
section header table

Layout of main.o



Layout of main.o

Sections

- Name
- Type
- Virtual address
- File Offset
- Size
- Flag
- Alignment

```
typedef struct
 uint32 t sh name;
 uint32 t sh type;
 uint64 t sh flags;
 uint64 t sh addr;
                         /* Section virtual addr at execution */
 uint64 t sh offset;
 uint64 t sh size;
                         /* Section size in bytes */
                         /* Link to another section */
 uint32 t sh link;
 uint32 t sh info;
                          /* Additional section information */
 uint64 t sh addralign;
 uint64 t sh entsize;
 Elf64 Shdr;
```

riscv-glibc/elf/elf.h

Relocation section

61 .note.GNU-stack

7] .symtab

8] .strtab

9] .shstrtab

Name Type Virtual address Link Info

PROGBITS

SYMTAB

STRTAB

STRTAB

,									
Section Headers:									
[Nr] Name	Туре	Address	Offset	Size	EntSize	Flags	Link	Info	Align
[0]	NULL	000000000000000	0000000	00000000000000000	0000000000000000		0	0	0
[1] .text	PROGBITS	0000000000000000	00000040	000000000000000026	0000000000000000	AX	0	0	2
[2] .rela.text	RELA	0000000000000000	00000170	000000000000000000000000000000000000000	0000000000000018	I	7	1	8
[3] .data	PROGBITS	0000000000000000	00000066	00000000000000000	00000000000000000	WA	0	0	1
[4] .bss	NOBITS	0000000000000000	00000066	00000000000000000	0000000000000000	WA	0	0	1
[5] .comment	PROGBITS	0000000000000000	00000066	00000000000000013	000000000000000001	MS	0	0	1

00000079 00000000000000000

00000158 0000000000000013

0000000000000000

00000000000000000

readelf -S main.o

0000000000000000

00000000000000000

Relocation table entry

- location where a relocation will take place
- index of symbol
- relocation type
- addend

```
Relocation section '.rela.text' at offset 0x170 contains 2 entries:


Offset Info Type Sym. Value Sym. Name + Addend
000000000000 000800000012 R RISCV_CALL 000000000000000 add + 0
000000000000 00000000033 R_RISCV_RELAX 0
```

rela.text section in main.o

riscv-glibc/elf/elf.h

Table look-up in .rela.text section

the relocation section is linked to two other sections. One of them is the symbol table, where the symbols that will be relocated are held.



Relocation table entry

- location where a relocation will take place
- index of symbol
- relocation type
- addend

```
Relocation section '.rela.text' at offset 0x170 contains 2 entries:

Offset Info Type Sym. Value Sym. Name + Addend
000000000000 000800000012 R RISCV_CALL 000000000000000 add + 0
000000000000 00000000033 R_RISCV_RELAX 0
```

rela.text section in main.o

riscv-glibc/elf/elf.h

Relocation type

Enum	ELF Reloc Type	Description	Field	Calculation	Details
0	R_RISCV_NONE	None			
1	R_RISCV_32	Runtime relocation	word32	S + A	
2	R_RISCV_64	Runtime relocation	word64	S + A	
3	R_RISCV_RELATIVE	Runtime relocation	wordclass	B + A	
4	R_RISCV_COPY	Runtime relocation			Must be in executable; not allowed in shared library
5	R_RISCV_JUMP_SLOT	Runtime relocation	wordclass	S	Handled by PLT unless LD_BIND_NOW
6	D DISC// TI S DTDMOD33	TI S relocation	word22	C->TI CINIDEY	

Relocations type in RISC-V

- 0~58 Defined
- 59~255 Reserved

Relocation type

Enum	ELF Reloc Type	Description	Field	Calculation	Details
18	R_RISCV_CALL	PC-relative call	Ј-Туре	S + A - P	Macros call,
51	R_RISCV_RELAX	Previous reloc can be relaxed			

Relocations type R_RISCV_CALL and R_RISCV_RELEX

J type field:

the immediate field in a J-type instruction

R_RISCV_CALL is associated with pairs of instructions (AUIPC+JALR) generated by the CALL or TAIL pseudoinstructions.

```
auipc x1, <hi20bits>
jalr x0, x1, <lo12bits>
```

Calculation symbols

```
Concat main.o and add.o riscv64-unknown-linux-gnu-ld -relocatable main.o add.o -o main_concat.o riscv64-unknown-linux-gnu-readelf -rs main_concat.o
```

```
Relocation section '.rela.text' at offset 0x1c8 contains 2 entries:
                  Info
                                                Sym. Value
                                                              Sym. Name + Addend
                                 Type
000000000000 000800000012 R RISCV CALL
                                             0000000000000026 add + 0
00000000000e 000000000033 R RISCV RELAX
Symbol table '.symtab' contains 10 entries:
                          Size Type
                                                       Ndx Name
           Value
                                              Vis
     0: 00000000000000000
                             0 NOTYPE LOCAL
                                              DEFAULT
                                                       UND
     1: 00000000000000000
                             O SECTION LOCAL DEFAULT
     2: 00000000000000000
                             O SECTION LOCAL DEFAULT
     3: 00000000000000000
                             O SECTION LOCAL DEFAULT
     4: 00000000000000000
                             0 SECTION LOCAL DEFAULT
                             0 SECTION LOCAL DEFAULT
     5: 00000000000000000
     6: 00000000000000000
                             0 FILE
                                       LOCAL DEFAULT ABS main.i
                             0 FILE
     7: 00000000000000000
                                       LOCAL DEFAULT
                                                       ABS add.c
     8: 00000000000000026
                            40 FUNC
                                       GLOBAL DEFAULT
                                                         1 add
     9: 00000000000000000
                            38 FUNC
                                       GLOBAL DEFAULT
                                                         1 start
```

Calculation Symbols

The following table provides details on the variables used in relocation calculation:

Variable	Description		
A	Addend field in the relocation entry associated with the symbol		
Р	Position of the relocation		
S	Value of the symbol in the symbol table		

P = 0xe

S = 0x26

A = 0x0

S+A-P = 0x18

Symbols calculation for R_RISCV_CALL

```
main concat.o:
                    file format elf64-littleriscy
Disassembly of section .text:
00000000000000000 < start>:
   0: 1141
                                         sp, sp, -16
                                         s0,8(sp)
        e422
                                         s0, sp, 16
                                 addi
                                         a0,255
        0ff00513
                                         a1,100
                                 auipc ra,0x0
                        e: R RISCV CALL add
                        e: R RISCV RELAX
                                                 *ABS*
                                 jalr
                                        ra # e < start+0xe>
                                         a7,93
                                 ecall
                                         s0,8(sp)
                                         sp, sp, 16
                                 addi
                                 addi
                                         sp, sp, -32
        ec22
                                         s0,24(sp)
       1000
                                         50.SD.32
```

0x18

```
P = 0xe

S = 0x26

A = 0x0

S+A-P = 0x18
```

riscv64-unknown-linux-gnu-objdump -Dr main_concat.o

R_RISCV_RELEX

```
file format elf64-littleriscv
main concat.o:
Disassembly of section .text:
000000000000000000 < start>:
                                       sp, sp, -16
   0: 1141
                                addi
   2: e422
                                       s0,8(sp)
                               sd
                                       s0, sp, 16
       0800
       0ff00513
                                       a0,255
                                       al 100
       06400593
                               auipc ra,0x0
      00000097
                        e: R RISCV CALL add
                       e: R RISCV RELAX
                                               *ABS*
                                jalr ra # e < start+0xe>
       05d00893
                                       a7,93
                               ecall
       00000073
       0001
  le:
  20:
       6422
                                       s0,8(sp)
                                       sp, sp, 16
       0141
                                addi
       8082
0000000000000026 <add>:
                                addi
                                       sp, sp, -32
  26: 1101
       ec22
                                       50.24(SD)
                                addi
                                       s0, sp, 32
  2a: 1000
```

riscv64-unknown-linux-qnu-objdump -Dr main concat.o

Linker optimization -- Relocation Relaxation

```
file format elf64-littleriscv
a.out:
Disassembly of section .text:
000000000000100b0 < start>:
   100b0:
                1141
                                         addi
                                                 sp, sp, -16
   100b2:
                e422
                                         sd
                                                 s0,8(sp)
   100b4:
                                                 s0, sp, 16
                0800
                                         addi
   100b6:
                09b00513
                                                 a0,155
   100ba:
                06400593
                                                 a1.100
   100be:
                014000ef
                                                 ra,100d2 <add>
   100c2:
                05d00893
                                                 a7.93
                                         ecall
   100c6:
                00000073
   100ca:
                0001
                                         nop
   100cc:
                6422
                                         ld
                                                 s0,8(sp)
   100ce:
                0141
                                         addi
                                                 SD. SD. 16
   100d0:
                8082
                                         ret
00000000000100d2 <add>:
```

riscv64-unknown-linux-gnu-objdump -Dr a.out

Without R_RISCV_RELEX

```
Compile without linker optimization with flag -mno-relax riscv64-unknown-linux-gnu-gcc -c -mno-relax main.c -o main.o riscv64-unknown-linux-gnu-gcc -c add.c -o add.o riscv64-unknown-linux-gnu-ld main.o add.o
```

```
file format elf64-littleriscv
a.out:
Disassembly of section .text:
00000000000100b0 < start>:
   100b0:
                                         addi
                                                sp, sp, -16
   100b2:
                e422
                                         sd
                                                 s0,8(sp)
   100b4:
                0800
                                         addi
                                                s0, sp, 16
   100b6:
                09b00513
                                                 a0.155
   100ba:
                06400593
                                                 a1,100
   100be:
                00000097
                                        auipc ra.0x0
                                               24(ra) # 100d6 <add>
                                                                           0x18
                                        jalr
   100c2:
                018080e7
                05d00893
   100c6:
                                                a7.93
                                        ecall
   100ca:
                00000073
   100ce:
                0001
                                        nop
                                        ld
   100d0:
                6422
                                                 s0,8(sp)
   100d2:
                0141
                                        addi
                                                sp, sp, 16
   100d4:
                8082
00000000000100d6 <add>:
```

riscv64-unknown-linux-gnu-objdump -Dr a.out

What's the address of entry point?

```
lnan95@lnan95-P65-67HSHP:~/leetcode/test_linker$ riscv64-unknown-linux-gnu-ld -verbose | grep _start
ENTRY(_start)
PROVIDE ( executable_start = SEGMENT_START("text-segment", 0x10000)); . = SEGMENT_START("text-segment", 0x10000) + SIZEOF_HEADERS;
PROVIDE HIDDEN ( rela iplt_start = .);
PROVIDE HIDDEN ( tdata_start = .);
PROVIDE HIDDEN ( preinit_array_start = .);
PROVIDE HIDDEN ( init_array_start = .);
PROVIDE HIDDEN ( fini_array_start = .);
bss_start = .;
```

Program entry address

ABI (Application Binary Interface)

- High-level ABI (Itanium C++ ABI)
 - Name demangling
 - Data Layout
- Generic ABI (UNIX System V ABI)
 - System call
 - Function Calling Sequence
- Processor-specific ABI (RISC-V psABI)
 - Register Convention
 - Procedure Calling Convention
 - Code models
 - C type details

```
_start:
    addi    sp,sp,-16
    sd    s0,8(sp)
    addi    s0,sp,16
    li    a0, 255
    li    a1, 100
    call add
    li    a7, 93
    ecall
    nop
```

main.s

```
Name demangling in C++ ABI
```

```
call _Z3addii
```

Riscv64-unknown-linux-gnu-c++filt _Z3addii
>> add(int, int)

Register Convention

Integer Register Convention

Name	ABI Mnemonic	Meaning	Preserved across calls?
x0	zero	Zero	(Immutable)
x1	ra	Return address	No
x2	sp	Stack pointer	Yes
х3	gp	Global pointer	(Unallocatable)
x4	tp	Thread pointer	(Unallocatable)
x5-x7	t0-t2	Temporary registers	No
x8-x9	s0-s1	Callee-saved registers	Yes
x10-x17	a0-a7	Argument registers	No
x18-x27	s2-s11	Callee-saved registers	Yes
x28-x31	t3-t6	Temporary registers	No

Floating-point Register Convention

Name	ABI Mnemonic	Meaning	Preserved across calls?
f0-f7	ft0-ft7	Temporary registers	No
f8-f9	fs0-fs1	Callee-saved registers	Yes*
f10-f17	fa0-fa7	Argument registers	No
f18-f27	fs2-fs11	Callee-saved registers	Yes*
f28-f31	ft8-ft11	Temporary registers	No

RISC-V psABI: Integer Register Convention

frame pointer: s0

integer registers tp and gp should not be modified

Named ABIs

This specification defines the following named ABIs:

- ILP32: Integer calling-convention only, hardware floating-point calling convention is not used (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_SOFT).
- ILP32F: ILP32 with hardware floating-point calling convention for FLEN=32 (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_SINGLE).

Default ABI

- ILP32D: ILP32 with hardware floating-point calling convention for FLEN=64 (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_DOUBLE).
- ILP32E: ILP32E calling-convention only, hardware floating-point calling convention is not used (i.e. ELFCLASS32, EF_RISCV_FLOAT_ABI_SOFT, and EF_RISCV_RVE).
- LP64: Integer calling-convention only hardware floating-point calling convention is not used (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_SOFT).
- LP64F: LP64 with hardware floating-point calling convention for FLEN=32 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_SINGLE).
- LP64D: LP64 with hardware floating-point calling convention for FLEN=64 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_DOUBLE).
- LP64Q: LP64 with hardware floating-point calling convention for FLEN=128 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_QUAD).

RISC-V ELF psABI specification named ABI

C type details

• LP64, LP64F, LP64D, and LP64Q: use the following type sizes and alignments (based on the LP64 convention):

Туре	Size (Bytes)	Alignment (Bytes)
bool/_Bool	1	1
char	1	1
short	2	2
int	4	4
long	8	8
long long	8	8
int128	16	16
void *	8	8
float	4	4
double	8	8
long double	16	16
float _Complex	8	4
double _Complex	16	8
long double _Complex	32	16

C type sizes and alignments in RISC-V 64

Procedure Calling Convention

- Integer Calling Convention
- Hardware Floating-point Calling Convention

Integer Calling Convention

The base integer calling convention provides eight argument registers, a0-a7, the first two of which are also used to return values.

size < XLEN

passed in a single argument register

Aggregate /Scalars

li a0, imm
call func

XLEN=32bits for ILP32* ABI XLEN=64bits for ILP64* ABI

^{*}Assume registers are available

Integer Calling Convention

The base integer calling convention provides eight argument registers, a0-a7, the first two of which are also used to return values.

size <= XLEN

size in (XLEN, 2*XLEN]

passed in a single argument register
passed in a pair of argument registers for low
bits and high bits

Aggregate /Scalars

ld a0, %lo
ld a1, %hi
call func

XLEN=32bits for ILP32* ABI XLEN=64bits for ILP64* ABI

^{*}Assume registers are available

Integer Calling Convention

The base integer calling convention provides eight argument registers, a0-a7, the first two of which are also used to return values.

size <= XLEN

size in (XLEN, 2*XLEN]

size > 2*XLEN

passed in a single argument register

passed in a pair of argument registers for low bits and high bits

passed by reference and are replaced in the argument list with the address

XLEN=32bits for ILP32* ABI XLEN=64bits for ILP64* ABI

Aggregate /Scalars

^{*}Assume registers are available

Hardware Floating-point Calling Convention

The hardware floating-point calling convention adds eight floating-point argument registers, fa0-fa7, the first two of which are also used to return values.

size <= FLEN passed in a single argument floating point register

Scalars

Otherwise passed according to the integer calling convention

FLEN is the width of a floating-point register in the ABI ILP64 and ILP32 ABI do not support hardware floating-point calling convention

^{*}Assume registers are available

Hardware Floating-point Calling Convention

The hardware floating-point calling convention adds eight floating-point argument registers, fa0-fa7, the first two of which are also used to return values.

	One floating point	passed as though it were a standalone floating-point real
Aggregate with mixed variables	Two floating point	passed in two floating-point registers
	One floating-point and one integer	passed in a floating-point register and an integer register
	Otherwise	passed according to the integer calling convention

^{*}Assume registers are available, and sizes of fp are all less or equal then FLEN

The code model determines what these addressing templates look like, and thus which relocations are emitted.

- Small
- Medium(default)
- Compact

Recall:

```
file format elf64-littleriscv
main concat.o:
Disassembly of section .text:
00000000000000000 < start>:
                                         sp, sp, -16
        1141
        e422
                                         s0,8(sp)
                                 sd
        0800
                                         s0, sp, 16
        0ff00513
                                         a0,255
        06400593
        00000097
                                 auipc ra,0x0
                         e: R RISCV CALL add
                         e: R RISCV RELAX
                                                  *ABS*
        000080e7
                                 jalr
                                         ra # e < start+0xe>
        05d00893
                                         a7,93
                                 ecall
        00000073
        0001
                                 nop
                                         s0,8(sp)
        6422
                                         sp, sp, 16
        0141
                                 addi
        8082
00000000000000026 <add>:
        1101
                                         sp, sp, -32
        ec22
                                 sd
                                         s0,24(sp)
        1000
                                 addi
                                         s0, sp, 32
```

riscv64-unknown-linux-gnu-objdump -Dr main_concat.o

- Small
 - address the whole RV32 address space or the lower 2 GiB of the RV64 address space
 - lui and ld or st instruction pair
- Medium
- Compact

Relocation Type: R_RISCV_HI20 R RISCV LO12 I

```
long global_symbol[2];
int main() {
  return global_symbol[0] != 0;
}

// -mcmodel=medlow
lui    a5,%hi(global_symbol)
ld    a0,%lo(global_symbol)(a5)
snez    a0,a0
```

- Small
 - address the whole RV32 address space or the lower 2 GiB of the RV64 address space
 - lui and ld or st instruction pair
- Medium
 - address the range between -2 GiB and +2 GiB from its position
 - auipc and ld or st
- Compact

Relocation Type:
R_RISCV_PCREL_HI20
R RISCV PCREL LO12 I

```
long global_symbol[2];
int main() {
    return global_symbol[0] != 0;
}

// -mcmodel=medany
.LA0: auipc a5, %pcrel_hi(global_symbol)
addi a5,a5,%pcrel_lo(.LA0)
ld a5,0(a5)
snez a5,a5
```

- Small
 - address the whole RV32 address space or the lower 2 GiB of the RV64 address space
 - lui and ld or st instruction pair
- Medium
 - address the range between -2 GiB and +2 GiB from its position
 - auipc and ld or st
- Compact
 - address the whole 64-bit address space
 - lui and addi

Reference

- 1. The RISC-V Instruction Set Manual Volume I: User-Level ISA, page 67
- 2. RISC-V ELF psABI specification
- 3. SYSTEM V APPLICATION BINARY INTERFACE MIPS RISC Processor, page 4-16
- CppCon 2019: Louis Dionne "The C++ ABI From the Ground Up"
- 5. CppCon 2017: Michael Spencer "My Little Object File: How Linkers Implement C++"
- 6. Itanium C++ ABI
- 7. All Aboard, Part 4: The RISC-V Code Models