二十分钟GCC佛脚指南

给准备加入GNU Toolchain小队的你

林思南 GNU Toolchain 小队

TOC

- Overview
 - components on GNU toolchain
 - workflow of GCC
- GCC Backend
 - Code Gen

Overview - components




Figure 1. GNU toolchain. Ref [2]

Overview - components




Figure 1. GNU toolchain. Ref [2]

Overview - workflow

前、中和后端三段式的 编译系统




Figure 1. GCC's Compilation Process with Tree SSA.

Ref from [1]

前、中和后端三段式的编译系统

Immediate Representation

- Abstract Syntax Tree (AST)
- o GIMPLE
- Register Transfer Language (RTL)




Figure 1. GCC's Compilation Process with Tree SSA.

Ref from [1]

前、中和后端三段式的编译系统

Immediate Representation

- Abstract Syntax Tree (AST)
- o GIMPLE
- Register Transfer Language (RTL)




Figure 1. GCC's Compilation Process with Tree SSA.

Ref from [1]

前、中和后端三段式的编译系统

Immediate Representation

- Abstract Syntax Tree (AST)/Generic
- o GIMPLE
- Register Transfer Language (RTL)





Figure 1. GCC's Compilation Process with Tree SSA.

Ref from [1]

IR 转换






Figure 1. GCC's Compilation Process with Tree SSA.

Ref from [1]

Overview - Front End

目的: 词法分析和语法分析

- 1. 扫描和分析源代码
- 2. 生成AST
- 3. 转换成统一的IR形式,如GENERIC 或 High Gimple

IR: Source code -> AST -> Generic -> Gimple




Figure 2. GCC's Frontend. Ref from [1]

Overview - Front End

通过添加hook,LANG_HOOKS_GIMPLIFY_EXPR,对语言特有表示提供支持,来实现Gimple的转换。如,C++中的向量初始化。

```
/* Do C++-specific qimplification. Args are as for qimplify expr. */
cp gimplify expr (tree *expr p, gimple seq *pre p, gimple seq *post p)
 int saved stmts are full exprs p = 0;
  location t loc = cp expr loc or input loc (*expr p);
 enum tree code code = TREE CODE (*expr p);
 enum gimplify status ret;
  if (STATEMENT CODE P (code))
     saved stmts are full exprs p = stmts are full exprs p ();
     current stmt tree ()->stmts are full exprs p
 = STMT IS FULL EXPR P (*expr p);
  switch (code)
   case AGGR INIT EXPR:
     simplify aggr init expr (expr p);
     ret = GS OK;
    case VEC INIT EXPR:
  location t loc = input location;
  tree init = VEC INIT EXPR INIT (*expr p);
  int from array = (init && TREE CODE (TREE TYPE (init)) == ARRAY TYPE);
```

```
#undef LANG_HOOKS_GIMPLIFY_EXPR
#define LANG_HOOKS_GIMPLIFY_EXPR_cp_gimplify_expr
```

Overview - Middle End

目的: 进行语言无关和目标机器无关的优化

- 1. 对Gimple进行基于静态单赋值形式优化, 如死码删除, RVO等。
- 2. 转换为RTL语言, 进行更进一步优化。

IR:

Gimple -> RTL




Figure 3. GCC's Middle End. Ref from [1]

GIMPLE: 以McCAT编译器的SIMPLE IL为原型的IR, 三地址码

Overview - Middle End

Middle End中的多种Gimple

- High Gimple: Front End的输出语言

复杂表达式被切分成三地址 码, 显示表示中间变量 (D.2081)

```
int test (int a, int b, int c, int is)

int d = 0;
if (is > 0)
    d = a + b + c;
return d;
}
```

Source code

Gimple

Overview - Middle End

Middle End中的多种Gimple

- High Gimple: 复杂表达式被切分成三地址码, 显示表示中间变量
- Low Gimple: 控制流结构线性化得,包括嵌套函数、异常处理和循环
- SSA Gimple: 以静态单赋值形式重写的Gimple


```
( High GIMPLE -> Low Gimple ) -> ( SSA tree form / CFG -> optimization ) -> ( Basic blocks expand to RTL )
```

See riscv-gcc/gcc/cfgexpand.c

Overview - Back End

目的: 进行语言无关和目标机器无关的优化

- 1. 执行RTL优化pass。
- 2. 生成对应的汇编指令。



IR: RTL -> ASM

Figure 4. GCC's Backend End. Ref from [1]

RTL: 接近汇编语言的IR, 底层特性支持(寄存器类型, Word Size)

source code

```
#include <rvp_intrinsic.h>
#include <stdint.h>

static _attribute__ ((noinline))


uintl6x4_t v_uadd16 (uintl6x4_t a, uintl6x4_t b)

{
uintl6x4_t c;
c = a + b;
return c;
}
```

sample.c

source code


→ AST



simple.c.004t.original

source code

→ AST



simple.c.004t.original

source code

AST

Gimple

```
1 __attribute__((noinline))
2 v_uadd16 (uint16x4_t a, uint16x4_t b)
3 gimple_bind <
4    uint16x4_t D.2142;
5    uint16x4_t c;
6
7    gimple_assign <plus_expr, c, a, b, NULL>
8    gimple_assign <var_decl, D.2142, c, NULL, NULL>
9    gimple_return <D.2142>
10 >
```

simple.c.005t.gimple

source code

AST

Gimple

```
1 __attribute__((noinline))
2  v_uadd16 (uint16x4_t a, uint16x4_t b)
3  gimple_bind <
4    uint16x4_t D.2142;
5    uint16x4_t c;
6
7    gimple_assign <plus_expr, c, a, b, NULL>
8    gimple_assign <var_decl, D.2142, c, NULL, NULL>
9    gimple_return <D.2142>
10 >
```

simple.c.005t.gimple

source code

AST

Gimple

RTL

```
(note 4 3 7 2 NOTE INSN FUNCTION BEG)
(insn 7 4 8 2 (set (reg:V4HI 74)
        (mem/c:V4HI (plus:DI (reg/f:DI 67 virtual-stack-vars)
                (const int -8 [0xfffffffffffffffff])) [1 a+0 S8 A64])) "simple.c":7:12 -1
     (nil))
(insn 8 7 9 2 (set (reg:V4HI 75)
        (mem/c:V4HI (plus:DI (reg/f:DI 67 virtual-stack-vars)
                (const int -16 [0xfffffffffffffffff])) [1 b+0 S8 A64])) "simple.c":7:12 -1
     (nil))
(insn 9 8 12 2 (set (reg:V4HI 72 [ 3 ])
        (plus:V4HI (reg:V4HI 74)
            (reg:V4HI 75))) "simple.c":7:12 -1
     (nil))
(insn 12 9 16 2 (set (reg:V4HI 73 [ <retval> ])
        (reg:V4HI 72 [ 3 ])) "simple.c":7:12 -1
     (nil))
```

simple.c.237r.expand

source code

AST

Gimple

RTL

```
(note 4 3 7 2 NOTE INSN FUNCTION BEG)
(insn 7 4 8 2 (set (reg:V4HI 74)
        (mem/c:V4HI (plus:DI (reg/f:DI 67 virtual-stack-vars)
                (const int -8 [0xfffffffffffffffff])) [1 a+0 S8 A64])) "simple.c":7:12 -1
     (nil))
(insn 8 7 9 2 (set (reg:V4HI 75)
        (mem/c:V4HI (plus:DI (reg/f:DI 67 virtual-stack-vars)
                (const int -16 [0xfffffffffffffffff])) [1 b+0 S8 A64])) "simple.c":7:12 -1
     (nil))
(insn 9 8 12 2 (set (reg:V4HI 72 [ 3 ])
        (plus:V4HI (reg:V4HI 74)
            (reg:V4HI 75))) "simple.c":7:12 -1
     (nil))
(insn 12 9 16 2 (set (reg:V4HI 73 [ <retval> ])
        (reg:V4HI 72 [ 3 ])) "simple.c":7:12 -1
     (nil))
```

simple.c.237r.expand

source code

AST


Gimple

RTL

→ ASM

```
"sample.c"
         .file
         .option nopic
         .attribute arch, "rv64i2p0 zpn2p0 zprv2p0 zpsf2p0"
         .attribute unaligned access, 0
         .attribute stack align, 16
         .text
         .align 2
                 v uadd16, @function
         .type
     v uadd16:
         addi
                 sp, sp, -48
         sd s0,40(sp)
12
         addi
                 s0, sp, 48
13
             a0,-40(s0)
14
            a1,-48(s0)
15
         ld a4,-40(s0)
16
         ld a5,-48(s0)
         add16
                 a5, a4, a5
```

sample.s



```
Template:
                                                          Pattern Name:
(set (reg:V4HI 74)
                                                          addv4hi
                                 (set (reg:V4HI reg0)
    (plus:V4HI
                       match
                                      (plus:V4HI
      (reg:V4HI 75)
                                                          Output:
                                        (reg:V4HI reg1)
      (reg:V4HI 76))
                                                          add16 %0 %1 %2
                                                                                    add16 a5 a4 a5
                                        (reg:V4HI reg2))
      RTX
                                        Instruction pattern
                                                                                        asm
```

- 编译器直接生成指令
- 使用intrinsic

后端CodeGen开发:如何通过添加和修改dev-time的指令模板描述生成想要的RTL模板。




Figure 4. GCC compiler generation framework

后端CodeGen开发:如何 通过添加和修改dev-time的 指令模板描述生成想要的 指令模板。






Figure 4. GCC compiler generation framework




通过GCC standard pattern name的指令自动生成, image from ref [8]

(define insn "addv4hi3"

```
/* ./riscv-gcc/gcc/config/riscv/rvp.md:102 */
(define insn "addv4hi3"
                                                                                          rtx
[(set (match_operand:V4HI 0 "register_operand" "=r")
                                                                                          gen_addv4hi3 (rtx operand0,
       (plus:V4HI
                                                                                                 rtx operand1,
        (match operand: V4HI 1 "register operand" " r")
                                                                                                 rtx operand2)
         (match operand: V4HI 2 "register operand" "
                                                             gen insn
r")))]
                                                                                           return gen_rtx_SET (operand0,
 "TARGET ZPN"
                                                                                                  gen_rtx_PLUS (V4HImode,
"add16\t%0, %1, %2"
                                                                                                      operand1,
[(set attr "type" "simd")
                                                                                                      operand2));
 (set attr "mode" "V4HI")])
                                                    riscv-gcc/gcc/genemit.c
                                                                                       build-gcc-newlib-stage1/gcc/insn-emit.c
   riscv-gcc/gcc/config/riscv/rvp.md
```





GCC backend: generate code from intrinsic

riscv-gcc/gcc/config/riscv/riscv-builtins.c

Reference

- 1. https://web.archive.org/web/20160410185222/https://www.redhat.com/magazine/002dec04/features/gcc/#bibliography
- 2. https://reup.dmcs.pl/wiki/images/2/2e/Gcc-internals-1.pdf
- 3. https://www.airs.com/dnovillo/Papers/osdl2006.pdf
- 4. 《编译系统透视》机械工业出版社
- 5. https://qcc.qnu.org/onlinedocs/qccint
- 6. https://docplayer.net/9914280-Generic-and-gimple-a-new-tree-representation-for-entire-functions.html
- 7. https://wiki.aalto.fi/display/t1065450/Advanced+compilers+2015
- 8. https://reup.dmcs.pl/wiki/images/0/04/Gcc-internals-2.pdf