





编译技术入门与实战——RISCV-GNU-GCC

(GCC指令添加)

PLCT实验室 sinan@iscas. ac. cn 2021/10/13





GCC指令添加

- 1. intrincis接口添加
- 2. 迭代器使用
- 3. 标准模板名指令的使用
- 4. 自定义constraint, predicate
- 5. 寄存器限制
- 6. 添加一个条件跳转指令





GCC指令添加: 回顾




muldi3 pattern in riscv.md





GCC指令添加: 回顾



muldi3 pattern in riscv.md





GCC指令添加: 回顾

muldi3 pattern in riscv.md

后端机器描述实现的指令模板会在GCC构建的时候生成相应的C函数

emit_insn (gen_muldi3 (dst, src1, src2));

通过emit_insn把对应的rtl表达式插入insn链表中 *gcc/emit-rtl.c





GCC指令添加:

mul rd, rs1, rs2

muli rd, rs1, imm

假如想要在ISA添加一个muli指令, 对立即数的乘法进行支持





1. md文件中添加指令模板

Q: 如何根据mul在rv64im的指令pattern来修改得到想要的muli?

mul指令pattern





1. md文件中添加指令模板

Predicate:

register_operand
const_int_operand
immediate_operand
memory_operand
... you can even customize one!
(predicates.md)

mul指令pattern





1. md文件中添加指令模板

Predicate:

```
m
I
```

... you also can customize it!

mul指令pattern





1. md文件中添加指令模板

insn patterns cannot have duplicate name!

mul指令pattern





1. md文件中添加指令模板

generate muli when operand 2 is an immediate

mul指令pattern



1. md文件中添加指令模板

muli指令pattern

mul指令pattern





2. 添加intrinsic接口(optional)

riscv-builtin.c

CODE_FOR_riscv_muli





2. 添加intrinsic接口(optional)

CODE_FOR_riscv_muli

_builtin_riscv_muli (instrisic函数名)





2. 添加intrinsic接口(optional)

CODE_FOR_riscv_muli

__builtin_riscv_muli (instrisic函数名)

builtin函数类型

RISCV_BUILTIN_DIRECT RISCV_BUILTIN_DIRECT_NO_TARGET (.md中的指令pattern不发生赋值)





2. 添加intrinsic接口(optional)

insn pattern的函数签名

riscv-ftypes.def

```
DEF_RISCV_FTYPE (2, (DI, DI, DI))
expand to
   RISCV_DI_FTYPE_DI_DI
, where DI = RISCV_ATYPE_DI = intDI_type_node(type node in tree.h)
```





2. 添加intrinsic接口(optional)

riscv-builtin.c

判别intrinsic是否可用的函数

AVAIL宏快速生成avail判别函数

```
riscv-gcc > gcc > config > riscv > C riscv-builtins.c
106
107 AVAIL (muli, TARGET_MUL && TARGET_64BIT)
```



2. 添加intrinsic接口(optional)

riscv-builtin.c





3. 测试一下muli指令

```
c test_muli.c
    1    long foo(long a)
    2    {
    3     | return __builtin_riscv_muli (a, 10);
    4  }
```

test_muli.c

 $./obj\text{-}tutorial/bin/riscv64-unknown-elf-gcc} - S \ test_muli.c$

```
linsinan@p9-plct:~/gnu/riscv-gnu-toolchain$ cat test muli.s
        .file "test muli.c"
        .option nopic
        .attribute arch, "rv64i2p0 m2p0 a2p0 c2p0 zcea2p0"
        .attribute unaligned access, 0
        .attribute stack align, 16
        .text
        .globl foo
               foo, @function
        .type
foo:
       addi
               sp, sp, -32
       sd
               s0,24(sp)
               s0, sp, 32
               a0,-24(s0)
       sd
       ld
               a5,-24(s0)
       muli a5,a5,10
       MV
               a0,a5
       ld
               s0,24(sp)
       addi
               sp, sp, 32
               foo, .-foo
               "GCC: (GNU) 10.2.0"
```





GCC指令添加: SPN (standard pattern name)

GCC提供了一系列的指令名称, 叫标准指令名称, 后端通过实现带有标准指令名称的指令 pattern, 可以让GCC更好地实现指令生产。

```
movm e.g. movsi 两个SI类型数据间的复制
mulm3 e.g. muldi3 两个DI类型数据的乘法和结果赋值
addm3 e.g. addsi3 两个SI类型数据间的加法和结果赋值
…(full list)
```



GCC指令添加: SPN (standard pattern name)

GCC提供了一系列的指令名称, 叫标准指令名称, 后端通过实现带有标准指令名称的指令 pattern, 可以让GCC更好地实现指令生成。

```
movm e.g. movsi 两个SI类型数据间的复制
mulm3 e.g. muldi3 两个DI类型数据的乘法和结果赋值
addm3 e.g. addsi3 两个SI类型数据间的加法和结果赋值
…(full list)
```

Q: 在后端中SPN是必须必须实现的吗?如果riscv.md没有实现muldi3会发生什么?



GCC指令添加: SPN (standard pattern name)

GCC提供了一系列的指令名称,叫标准指令名称,后端通过实现带有标准指令名称的指令 pattern,可以让GCC更好地实现指令生成。

```
movm e.g. movsi 两个SI类型数据间的复制
mulm3 e.g. muldi3 两个DI类型数据的乘法和结果赋值
addm3 e.g. addsi3 两个SI类型数据间的加法和结果赋值
...(full list)
```

Q: 在后端中SPN是必须必须实现的吗?如果riscv.md没有实现muldi3会发生什么?





1. 找到标准名muldi3并修改

- 1. predicate
- 2. contraints
- 3. output template

mul指令pattern





1. 找到标准名muldi3并修改

output template:

- 字符串形式
- C语言形式

mul指令pattern





2. 实现指令模板对指令生成的选择

通过which_alternative 和@, 基于constraint对指令生成进行微调

mul指令pattern 1

mul指令pattern 2





2. 实现指令模板对指令生成的选择

通过自定义arith_operand实现"12bits立即数或寄存器"的predicate

mul指令pattern 1

后端自定义predicate

有符号的12位长立即数





2. 实现指令模板对指令生成的选择

在output template的C语言形式中,可通过operands[idx]获得对应坐标的operand的rtx,进行更复杂的操作。

muldi3 with operation on operand rtx





测试一下muli指令

```
c test_muli.c
    long foo(long a)
    {
        return a * 10;
        }
        gcc -Os -S test_muli.c
```

test muli.c

```
linsinan@p9-plct:~/gnu/riscv-gnu-toolchain$ cat test muli.s
        .file "test muli.c"
        .option nopic
        .attribute arch, "rv64i2p0 m2p0 a2p0 c2p0 zcea2p0"
        .attribute unaligned access, 0
        .attribute stack align, 16
        .text
        .align 1
        .globl foo
               foo, @function
        .type
foo:
       muli
               a0,a0,10
               foo, .-foo
        .size
        .ident
               "GCC: (GNU) 10.2.0"
```

test_muli.s

*在riscv中,因为乘法操作设定cost较高,会被优化成加法和位移运算,想自动生成时需要使用-Os flag





1. 使用迭代器对代码进行精简

机器描述文件中很多指令模板存在 共性,使用迭代器能让一个指令模 板生成多个实例,来达到精简和省 力的目的。

arch rv64gcv_zpn的addm3标准名就有几十个:

addsi3 adddi3

addv2hi3

addv4hi3

addv2si3

addv4si3



```
(define insn "mulsi3"
 [(set (match_operand:SI
                                  0 "register_operand" "=r")
   (mult:SI (match_operand:SI 1 "register_operand" " r")
        (match operand:SI 2 "register operand" " r")))]
 "TARGET MUL"
 { return TARGET_64BIT ? "mulw\t%0,%1,%2" : "mul\t%0,%1,%2"; }
 [(set attr "type" "imul")
  (set_attr "mode" "SI")])
(define insn "muldi3"
 [(set (match_operand:DI
                                  0 "register operand" "=r,r")
   (mult:DI (match_operand:DI 1 "register_operand" " r,r")
        (match_operand:DI 2 "arith_operand" " r,I")))]
 "TARGET MUL && TARGET 64BIT"
 { return CONSTANT_P(operands[2]) ? "muli\t%0,%1,%2" : "mul\t%0,%1,%2";}
 [(set_attr "type" "imul")
  (set attr "mode" "DI")])
```

mulsi3和muldi3的指令pattern





1. 使用迭代器对代码进行精简

使用mode_iterator合并指令模板。

mode迭代器定义

指令名字使用"<mode>", 在构建时候会展开成mulsi3和muldi3

<>中会根据大写或小写得到对应的mode

```
;; This mode iterator allows 32-bit and 64-bit GPR patterns to be generated
;; from the same template.
(define_mode_iterator GPR [SI (DI "TARGET_64BIT")])
(define insn "mul<GPR:mode>3"
  [(set (match_operand:GPR
                                   0 "register_operand" "=r, r")
   (mult:GPR (match_operand:GPR 1 "register_operand" " r, r")
         (match operand: GPR 2 "arith operand" " r, I")))]
  "TARGET_MUL"
     // muldi3 rv64im
     if (GET_MODE (operands[2]) == DImode)
          return which_alternative == 0 ? "mul\t%0,%1,%2" : "mul\t%0,%1,%2";
     // mulsi3 rv64im
     if (TARGET_64BIT)
         return which_alternative == 0 ? "mulw\t%0,%1,%2" : "muli\t%0,%1,%2";
     // mulsi3 rv32im
     return which alternative == 0 ? "mul\t%0,%1,%2" : "mul\t%0,%1,%2";
  [(set_attr "type" "imul")
  (set_attr "mode" "<MODE>")])
```





1. 使用迭代器对代码进行精简

使用mode_iterator和mode_attr合并 指令模板。

```
;; This mode iterator allows 32-bit and 64-bit GPR patterns to be generated
;; from the same template.
(define_mode_iterator GPR [SI (DI "TARGET_64BIT")])
;; print 'w' if the mode in iterator is SI
(define_mode_attr w [(SI "w") (DI "")])
(define_insn "mul<GPR:mode>3"
 [(set (match_operand:GPR
                                    0 "register_operand" "=r, r")
   (mult:GPR (match_operand:GPR 1 "register_operand" " r, r")
        (match_operand:GPR 2 "arith_operand" " r, I")))]
 "TARGET MUL"
     // mulsi/di3 rv64im
     if (TARGET_64BIT)
         return "mul<w>\t%0,%1,%2'
                                    : "muli\t%0,%1,%2";
     // mulsi3 rv32im
     return "mul%i\t%0,%1,%2";
 [(set_attr "type" "imul")
  (set attr "mode" "<MODE>")])
```

利用mode_attr迭代器微调输出的汇编指令名称





2. 使用TARGET_PRINT_OPERAND后端钩子微调 输出的汇编指令

```
(define insn "mul<GPR:mode>3"
 [(set (match_operand:GPR
                                    0 "register_operand" "=r, r")
   (mult:GPR (match operand:GPR 1 "register operand" " r, r")
         (match operand: GPR 2 "arith_operand" " r, I")))]
  "TARGET MUL"
 { return TARGET_64BIT ? "mul%w2\t%0,%1,%2" : "mul%i2\t%0,%1,%2"
  [(set attr "type" "imul")
  (set attr "mode" "<MODE>")])
```

合并后的mulsi3, muldi3模板

```
riscv-qcc > qcc > config > riscv > C riscv.c
        /* Implement TARGET PRINT OPERAND. The RISCV-specific operand codes are:
          'h' Print the high-part relocation associated with OP, after stripping
                 any outermost HIGH
          'R' Print the low-part relocation associated with OP.
               Print the atomic operation suffix for memory model OP.
              Print a FENCE if the memory model requires a release.
               Print x0 if OP is zero, otherwise print OP normally.
          'i' Print i if the operand is not a register.
          'w' Print w if the operand is si, and fall through to 'i'. */
       riscv print operand (FILE *file, rtx op, int letter)
         machine mode mode = GET MODE (op);
         enum rtx code code = GET CODE (op);
         switch (letter)
          case 'w':
             if (mode == SImode)
               fputs ("w", file);
             if (code != REG)
               fputs ("i", file);
```

riscv.c中实现了通过%letter+index对output指令微调的后端钩子





有一天, 小王正在努力工作着, 突然 发现先前的muli指令在spec上被划分到了一个新的扩展, m扩展开启时会生成mul[w], 而新扩展zcea的muli指令只有新扩展的arch否来决定使用与否。

先前定义的迭代器好像不起作用了 ...



1. 为riscv新增一个arch

```
✓ ♣ 7 ■■■■ gcc/common/config/riscv/riscv-common.c r□
           00 -68,6 +68,9 00 riscv_implied_info_t riscv_implied_info[] =
               {"zks", "zksh"},
                {"zks", "zkg"},
                {"zks", "zkb"},
       71 + {"zce", "zcee"},
       72 + {"zce", "zcea"},
       73 + {"zce", "zceb"},
                {NULL, NULL}
       75
73
       76
           @@ -833,6 +836,10 @@ static const riscv_ext_flag_table_t riscv_ext_flag_table[] =
833
               {"zksed", &gcc_options::x_riscv_crypto_subext, MASK_ZKSED},
834
                {"zksh", &qcc options::x riscv crypto subext, MASK ZKSH},
      838
      839 + {"zcea", &qcc options::x riscv zce subext, MASK ZCEA},
      840 + {"zcee", &gcc_options::x_riscv_zce_subext, MASK_ZCEE},
      841 + {"zceb", &qcc options::x riscv zce subext, MASK ZCEB},
      842 +
      843
                {NULL, NULL, 0}
      844
838
      845
```





1. 为riscv新增一个arch

```
✓ ♣ 7 ■■■■ gcc/common/config/riscv/riscv-common.c r□
           00 -68,6 +68,9 00 riscv_implied_info_t riscv_implied_info[] =
               {"zks", "zksh"},
               {"zks", "zkg"},
               {"zks", "zkb"},
       71 + {"zce", "zcee"},
       72 + {"zce", "zcea"},
       73 + {"zce", "zceb"},
               {NULL, NULL}
       75
73
           @@ -833,6 +836,10 @@ static const riscv_ext_flag_table_t riscv_ext_flag_table[] =
               {"zksed", &gcc_options::x_riscv_crypto_subext, MASK_ZKSED},
               {"zksh", &gcc options::x riscv crypto subext, MASK ZKSH},
     839 + {"zcea", &qcc options::x riscv zce subext, MASK ZCEA},
           + {"zcee", &gcc_options::x_riscv_zce_subext, MASK_ZCEE},
     841 + {"zceb", &qcc options::x riscv zce subext, MASK ZCEB},
      842 +
     843
               {NULL, NULL, 0}
     845
```





2. 通过define expand的使SPN匹配多个指令模板

review: define_expand的使用

riscv.md中的mulditi3指令模板

1. 使用define_expand跳过RTL 模板的生成。(define_insn如果 被使用, 其rtl模板会被插入到 insn链表中)





GCC指令添加: define_expand与SPN

2. 通过define expand的使SPN匹配多个指令模板

review: define_expand的使用

riscv.md中的mulditi3指令模板

1. 使用define_expand跳过RTL 模板的生成





GCC指令添加: define_expand与SPN

2. 通过define_expand的使SPN匹配多个指令模板

review: define_expand的使用

riscv.md中的mulditi3指令模板

- . 使用define_expand跳过RTL 模板的生成
- 2. 使用define_expand让一个 SPN对多个RTL模板进行匹配





GCC指令添加: define_expand与SPN

2. 通过define_expand的使SPN匹配多个指令模板

*开头的模板名 -> nameless pattern .md文件可使用include包含其他.md文件

使用define_expand, 并给其他mul<mode>3指令模板名前加*

```
diff --git a/gcc/config/riscv/riscv.md b/gcc/config/riscv/riscv.md
index 7d2edb63195..7bc897fdc93 100644
--- a/gcc/config/riscv/riscv.md
+++ b/gcc/config/riscv/riscv.md
  [(set attr "type" "fmul")
    (set attr "mode" "<UNITMODE>")])
        (mult:GPR (match operand:GPR 1 "register operand")
+(define insn "*mulsi3"
  [(set (match operand:SI
                                    0 "register operand" "=r")
       (mult:SI (match operand:SI 1 "register operand" " r")
                 (match operand:SI 2 "register operand" " r")))]
  [(set attr "type" "imul")
    (set attr "mode" "SI")])
  [(set (match operand:DI
                                    0 "register operand" "=r")
       (mult:DI (match operand:DI 1 "register operand" " r")
                 (match operand:DI 2 "register operand" " r")))]
(include "crypto.md")
+(include "zce.md")
```

使用define_expand, 并给其他mul<mode>3指令模板名前加*





突然spec又变了, muli指令被拆分成了好几个 😅:

muli6: 如果imm长度小于5bits

muli12: 如果imm长度在5bits到12bits之间

mulipow: 如果imm是1,2,4或者8

我们又该如何如何处理呢?





突然spec又变了, muli指令被拆分成了好几个 😅:

muli5: 如果imm长度小于5bits

muli12: 如果imm长度在5bits到12bits之间

mulipow: 如果imm是1,2,4或者8

我们又该如何如何处理呢?

方法之一:添加predicate和constraints



review: predicate和constraint的区别:

- constraint的匹配发生在匹配MD-RTL之后(predicate为True)
- constraint多用于对汇编指令输出格式的微调
- define_predicate得到函数可以在riscv.c中对rtx进行判断是否满足某种条件

```
match_test C expressions have access to the following variables:

op The RTL object defining the operand.

mode The machine mode of op.

ival 'INTVAL (op)', if op is a const_int.

hval 'CONST_DOUBLE_HIGH (op)', if op is an integer const_double.

lval 'CONST_DOUBLE_LOW (op)', if op is an integer const_double.

rval 'CONST_DOUBLE_REAL_VALUE (op)', if op is a floating-point const_double.
```





define_predicate中可以直接使用定义好的constraints, 或者直接对operand的rtx进行操作, e.g. INTVAL (op) < (1 << 6) ...

使用ior/and进行逻辑操作

```
riscv-gcc > gcc > config > riscv > $\ constraints.md
      (define constraint "u05"
        "Unsigned immediate 5-bit value"
        (and (match code "const int")
              (match test "ival < (1 << 6)")))
      (define constraint "ul2"
        "Unsigned immediate 6~12-bit value"
        (and (match code "const int")
              (match test "ival < (1 << 12) && ival >= (1 << 6)")))
      (define constraint "CO3"
        "Constant value 1"
        (and (match code "const int")
             (match test "ival == 3")))
      (define constraint "CO6"
        "Constant value 2"
        (and (match code "const int")
              (match test "ival == 6")))
      (define constraint "CO9"
        "Constant value 4"
        (and (match code "const int")
              (match test "ival == 9")))
```

利用match_test根据条件实现constraint



```
riscv-qcc > qcc > config > riscv > # zce.md
      (define insn "*mulpow<mode>3 zcea"
       [(set (match operand:X
                                        0 "register operand" "=r,r,r")
       (mult:X (match operand:X 1 "register operand" " r,r,r")
           (match operand: X 2 "imm 3 6 9 operand" " CO3, CO6, CO9")))]
        "TARGET ZCEA"
        "mulipow\t%0,%1,%2"
        [(set attr "type" "imul")
        (set attr "mode" "<MODE>")])
      (define insn "*mul5<mode>3 zcea"
       [(set (match operand:X
                                        0 "register operand" "=r")
        (mult:X (match operand:X 1 "register operand" " r")
           (match operand:X 2 "imm5u operand" " u05")))]
        "TARGET ZCEA"
        "muli5\t%0,%1,%2"
        [(set_attr "type" "imul")
         (set attr "mode" "<MODE>")])
      (define insn "*mul12<mode>3 zcea"
       [(set (match operand:X
                                        0 "register operand" "=r")
        (mult:X (match operand:X 1 "register operand" " r")
           (match operand:X 2 "imm6u 12u operand" " u12")))]
        "TARGET ZCEA"
        "muli12\t%0,%1,%2"
        [(set attr "type" "imul")
         (set attr "mode" "<MODE>")])
```

三种muli的指令模板

^{*}order masters.



define_predicates的定义会被展开成函数,可以在 riscv.c或.md文件中使用。





```
C test muli.c
      long fool(long a)
        return a * 9;
      long foo2(long a)
        return a * 10;
      long foo3(long a)
        return a * 127;
      long foo4(long a, long b)
        return a * b;
20
```

gcc -Os -S test_muli.c

```
test_muli.s
   foo1:
       mulipow a0,a0,9
       ret
       .size
               fool, .-fool
       .align
       .globl foo2
        .type
               foo2, @function
   foo2:
       muli5
               a0,a0,10
       ret
               foo2, .-foo2
       .size
       .align
       .globl foo3
        .type
               foo3, @function
   foo3:
       muli12 a0,a0,127
       ret
       .size
               foo3, .-foo3
       .align 1
       .globl foo4
        .type
               foo4, @function
   foo4:
       mul a0, a0, a1
       ret
        .size
               foo4, .-foo4
        .ident "GCC: (GNU) 10.2.0"
```

test_muli.c

test_muli.s





```
riscv-gcc > gcc > config > riscv > C riscv.h
    #define FIXED REGISTERS
      1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
      /* Floating-point registers. */
      /* a0-a7, t0-t6, fa0-fa7, and ft0-ft11 are volatile across calls.
       The call RTLs themselves clobber ra. */
    #define CALL USED REGISTERS
      1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,
      /* Floating-point registers.
      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1,
      1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,
```

FIXED_REGISTERS: 有特殊目的的寄存器, 不参与到寄存器分配, e.g. gp.

CALL_USED_REGISTERS: 该 宏标识寄存器 不可用于分配跨函数调用的值。

riscv.h





riscv.h

FIRST_PSEUDO_REGISTER:

编译器可知的寄存器数



enum reg_class: 寄存器类型

REG_CLASS_CONTENTS: 寄存器类型掩码

riscv.h





```
riscv-gcc > gcc > config > riscv > C riscv.c
       /* Implement TARGET CONDITIONAL REGISTER USAGE. */
       riscv conditional register usage (void)
         /* We have only x0~x15 on RV32E. */
         if (TARGET RVE)
             for (int r = 16; r <= 31; r++)
               fixed regs[r] = 1;
         if (riscv abi == ABI ILP32E)
             for (int r = 16; r <= 31; r++)
               call used regs[r] = 1;
         if (!TARGET HARD FLOAT)
             for (int regno = FP REG FIRST; regno <= FP REG LAST; regno++)
               fixed reqs[reqno] = call used reqs[reqno] = 1;
         /* In the soft-float ABI, there are no callee-saved FP registers. */
         if (UNITS PER FP ARG == 0)
             for (int regno = FP_REG FIRST; regno <= FP_REG_LAST; regno++)
               call used regs[regno] = 1;
```

GCC还提供了一系列的 后端钩子,来对寄存器继 续限制。

> 根据arch或abi改变 寄存器的用途

riscv.c中对TARGET_CONDITIONAL_REGISTER_USAGE的实现





spec进行了新一轮的更新, DI版本的muli指令可以在rv32imac_zcea下使用, 但是DImode的变量必须存放在基数寄存器中。





```
diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h
index 172c7ca7c98..e98c2a03209 100644
--- a/gcc/config/riscv/riscv.h
+++ b/gcc/config/riscv/riscv.h
@@ -394,6 +394,7 @@ enum reg class
   GR REGS,
                                /* integer registers */
   FP REGS.
                                /* floating-point registers */
   FRAME REGS,
                                /* arg pointer and frame pointer */
   ODD GPR,
                                /* all registers */
   ALL REGS.
   LIM REG CLASSES
                                /* max value + 1 */
@@ -414,7 +415,8 @@ enum reg class
   "GR REGS",
   "FP REGS",
   "FRAME REGS",
   "ODD GPR",
 /* An initializer containing the contents of the register classes,
@@ -436,6 +438,7 @@ enum reg class
    0xffffffff, 0x00000000, 0x000000000 },
                                                /* GR REGS */
     0x00000000, 0xffffffff, 0x00000000 },
                                                /* FP REGS */
    0x00000000, 0x00000000, 0x00000003 },
                                                /* FRAME REGS */
                                                /* ODD GPR */
    0xffffffff, 0xffffffff, 0x00000003 }
                                                /* ALL REGS */
```

riscv.h

1. 在riscv.h中加入一个新的寄存器 类型,ODD GPR





```
riscv-gcc > gcc > config > riscv >  constraints.md

110  (define_register_constraint "C32" "TARGET_64BIT ? GR_REGS : ODD_GPR"

111  "@internal odd regno GPR")

constraints.md
```

- 1. 在riscv.h中加入一个新的寄存器 类型,ODD_GPR
- 2. 添加一个新的constraint

GR_REGS if TARGET_64BIT





muli指令模板

- l. 在riscv.h中加入一个新的寄存器 类型, ODD GPR
- 2. 添加一个新的constraint
- 修改原先的指令模板, rv32下允 许DI, 修改operand0和operand1 的constraint

rv32下muli指令的rd和rs1都 是使用奇数regno的寄存器 了!





```
.file "test muli.c"
   .option nopic
   .attribute arch, "rv32i2p0 m2p0 a2p0 c2p0 zcea2p0"
   .attribute unaligned access, 0
   .attribute stack align, 16
   .text
   .align 1
   .qlobl fool
   .type fool, @function
fool:
   mv a3.aθ
   mulipow a3,a3,9
  mv a0,a3
   .size fool, .-fool
   .align 1
   .globl foo2
   .type foo2, @function
foo2:
   mv a3.a0
   muli5 a3,a3,10
  mv a0,a3
   .size foo2, .-foo2
   .align 1
   .globl foo3
   .type foo3, @function
foo3:
   mv a3,a0
   muli12 a3,a3,127
   mv a0,a3
   .size foo3, .-foo3
   .align 1
   .globl foo4
   .type foo4, @function
f004 ·
   mul a0,a0,a1
   ret
   .size foo4, .-foo4
   .ident "GCC: (GNU) 10.2.0"
```



GCC指令添加: 奇偶寄存器对的分配实现

```
y ♣ 8 ■■■■ gcc/config/riscv/riscv.c r□
    1
            @0 -4516,6 +4516,14 @0 riscv hard_regno_mode_ok (unsigned int regno, machine_mode mode)
4516
      4516
                    != call_used_or_fixed_reg_p (regno + i))
4517
      4517
                    return false;
4518
      4518
      4519
                /* use even/odd pair of registers in rv32 zpsf subset */
      4520
                if (TARGET ZPSF && !TARGET 64BIT)
      4521 +
      4522 +
                if ((GET_MODE_CLASS (mode) == MODE_INT ||
      4523 +
                 GET_MODE_CLASS (mode) == MODE_VECTOR_INT) &&
      4524 +
                        GET MODE UNIT SIZE (mode) == GET MODE SIZE (DImode))
      4525 +
                      return ! (regno & 1);
      4526 +
4519
      4527
                return true;
4520
      4528
```

TARGET_HARD_REGNO_MODE_OK: 返回true, 如果允许在该编号寄存器下能储存machine_mode的值。



GCC指令添加: riscv-protos.h

riscv.h会在GCC构建的早期被引用,此时rtl.h和tree.h内的类型都没有定义,所以若要.md中使用的函数,需要在riscv-protos.h声明(是现在riscv.c)。





bne rs1 rs2 label beq rs1 rs2 label

riscv.c中的条件跳转指令模板





bne rs1,rs2,label beq rs1,rs2,label

添加一组允许指令使用立即数的条件跳转指令

bnei rs1,imm,label begi rs1,imm,label





bne rs1,rs2,label beq rs1,rs2,label

bnei rs1,imm,label begi rs1,imm,label

添加一组允许指令使用立即数的条件跳转指令

1. 查看是否存在SPN, 是否riscv.md已有对应的实现

条件跳转spn在riscv.md的指令模板





bne rs1,rs2,label beq rs1,rs2,label

bnei rs1,imm,label beqi rs1,imm,label

match_operator: 匹配rtl表达式code, NE,EQ,.... (见rtl.def)

添加一组允许指令使用立即数的条件跳转指令

1. 查看是否存在SPN, 是否riscv.md已有对应的实现

条件跳转spn在riscv.md的指令模板



riscv.md中条件跳转的指令模板

*可以通过写带条件跳转的c代码, 加-da编译, 查看任意一个 expand pass之后的log文件,就能看到使用哪个指令模板得到的





2. 添加beni/beqi指令模板

```
;; predicates.md
(define_predicate "equality_operator"
  (match_code "eq, ne"))
;; riscv.md
(define_insn "*branch<mode>_zcea"
  [(set (pc)
    (if then else
     (match_operator 1 "equality_operator"
             [(match_operand:X 2 "register_operand" "r")
              (match_operand:X 3 "imm5u_operand" "u05")])
     (label_ref (match_operand 0 "" ""))
     (pc)))]
  "TARGET ZCEA"
  "b%C1i\t%2,%z3,%0"
  [(set_attr "type" "branch")
   (set_attr "mode" "none")])
```

bnei/beqi指令模板





bne rs1,rs2,label beq rs1,rs2,label

bnei rs1,imm,label begi rs1,imm,label

添加一组允许指令使用立即数的条件跳转指令

1. 查看是否存在SPN, 是否riscv.md已有对应的实现

条件跳转spn在riscv.md的指令模板



riscv.c



riscv emit int compare

- 1. constant -> register
- 2. ?mode -> word mode



生成格式是"ee" rtl表达式



生成格式是"ee" rtl表达式 (check rtl.def for more information)



3. 修改cbranch中准备阶段对operand3的强行加载到word mode寄存器的操作

```
diff --git a/gcc/config/riscv/riscv.c b/gcc/config/riscv/riscv.c
index d489717b2a5..f095831f4f1 100644
--- a/gcc/config/riscv/riscv.c
+++ b/gcc/config/riscv/riscv.c
   -2219,6 +2219,23 @@ riscv_zero_if_equal (rtx cmp0, rtx cmp1)
                      cmp0, cmp1, 0, 0, OPTAB DIRECT);
   if (code != E0 && code != NE)
 /* Sign- or zero-extend OPO and OP1 for integer comparisons. */
static void
  -2249,7 +2266,7 @@ riscv extend comparands (rtx code code, rtx *op0, rtx *op1)
          *op0 = qen rtx SIGN EXTEND (word mode, *op0);
            *op1 = gen rtx SIGN EXTEND (word mode, *op1);
   -2306,7 +2323,7 @@ riscv emit int compare (enum rtx code *code, rtx *op0, rtx *op1)
   riscv extend comparands (*code, op0, op1);
   *op0 = force reg (word mode, *op0);
    *op1 = force reg (word mode, *op1);
```

允许operand1在给定的条件下不发生constant到register的转换



gcc -S

4. 编译测试

```
int __attribute__ ((noinline))
test_branch (int a, int b)
{
  if (b == 3)
    if (a != 1)
     return 5;
  return 1;
}
```

test_branch.c

```
"test branch.c"
       .option nopic
       .attribute arch, "rv64i2p0 m2p0 a2p0 c2p0 zcea2p0"
       .attribute unaligned access, 0
       .attribute stack align, 16
       .text
       .align 1
       .globl test branch
               test branch, @function
test branch:
       bnei
               a1,3,.L3
       beqi
               a0,1,.L2
               a0,5
.L3:
               a0,1
.L2:
               test branch, .-test branch
        .ident "GCC: (GNU) 10.2.0"
```

谢谢

欢迎交流合作