

GPGPU

GPC 0

TPC 0

SM 0

Warp Schedulers ×4

Register File — 256KB

FP32 Cores

INT32 Cores

Tensor Cores

LD/ST + SFU

L1 Data Cache

Shared Memory

SM 1

TPC 1

SM 2

SM 3

GPC 1

...

GPC 7

×8 GPCs
108 SMs

Interconnect

L2

L2 Slice 0

L2 Slice 1

L2 Slice 2

L2 Slice 3

L2 Slice 4

Cache

Memory Controller

Memory Controller

Memory Controller

Memory Controller

Memory Controller

HBM

