

Xilinx Documentation Notice

Please $\underline{\text{click here}}$ to access the most recent version of the $\underline{\text{LogiCORE}}^{\text{\tiny{TM}}}$ IP AXI Ethernet Data Sheet.