




The Open Power ISA: Architecture Compliancy and Future Foundations

Workshop on RISC-V and OpenPOWER
International Conference on Supercomputing
June 29, 2020

Brian Thompto




- **August 20, 2019** – Open ISA Announcement at NA OpenPOWER Summit
- **February 13, 2020** – Final Draft of the End User License Released by OPF:
 - <https://openpowerfoundation.org/final-draft-of-the-power-isa-eula-released/>
- **April 2020** – POWER ISA 3.0c contribution to OPF
 - Same as POWER ISA 3.0b except for
 - Compliancy Subsets
 - Custom Extension Space (Sandbox)
 - SMF Feature
- **May 2020** – POWER ISA 3.1 contribution to OPF
- **May 2020** – POWER ISA Workgroup Chartered in OPF

■ Abbreviated Lineage of the Power ISA

- Greater than 30 years of innovation and a developed ecosystem
- Instruction heritage shown for **Power ISA 3.1**


Instruction Heritage	Note	# Instr.	Cum Instr.	Open ISA
POWER (P1)	Base	218	218	<i>Contributing</i>
POWER (P2)		6	224	<i>Contributing</i>
PowerPC (P3)	64b	119	343	<i>Contributing</i>
PowerPC 2.00 (P4)		7	350	<i>Contributing</i>
PowerPC 2.01		2	352	<i>Contributing</i>
PowerPC 2.02 (P5)		14	366	<i>Contributing</i>
Power ISA 2.03	SIMD-VMX	171	537	<i>Contributing</i>
Power ISA 2.05 (P6)		105	642	<i>Contributing</i>
Power ISA 2.06 (P7)	SIMD-VSX	189	831	<i>Contributing</i>
Power ISA 2.07 (P8)		111	942	<i>Contributing</i>
Power ISA 3.0 (P9)		231	1173	Compliance
Power ISA 3.1 (P10)	Prefix	246	1419	Compliance



Books and Contents

Environment

Book I
User
Instruction Set
Architecture




Base instruction set and related facilities:

- Memory reference
- Flow control
- Integer
- Floating Point
- Numeric acceleration

- **Application-level programming model**
- **Generally compiler generated**

Book II
Virtual
Environment
Architecture



Storage model for thread and resource interaction:

- Time, synchronization
- Cache management
- Storage features

- **Non-privileged library-level programming model**
- **Generally assembler generated**

Book III
Operating
Environment
Architecture




Supervisor instructions and related facilities:

- Exceptions, interrupts
- Memory management
- Debug facilities
- Special control / resources

- **Supervisor/Hypervisor programming model**

- A supporting / compliant design must:
 - Support the **Base** architecture (never optional)
 - ***And*** support at least one of the compliancy sub-sets:
 - **ACS**: AIX Compliancy Subset
 - **LCS**: Linux Compliancy Subset
 - **SFFS**: Scalar Fixed-Point + Floating-Point Compliancy Subset
 - **SFS**: Scalar Fixed-Point Compliancy Subset
 - ***And may*** support any **optional features** for the compliancy subset
 - *All optional features must be supported in their entirety per compliancy specification*
 - ***And may*** support **custom extensions using the architecture sandbox**
 - ***And may*** utilize a combination of hardware and firmware
 - Any firmware must rely on on base architecture, the included optional features and the included custom extensions; must honor restrictions specified in the architecture for use of storage; and must honor explicitly prohibited uses.

- Any of the 4 Subsets can be chosen for compliance
- Can also include any of the optional features from the other sets below



Refer to official PowerISA document for compliancy subset definition and additional details

Copy-paste-accel (<u>CPA</u>)	Non-coherent-mem (<u>M=0</u>)	Matrix-math-assist (<u>MMA</u>)
Secure-mem-facility (<u>SMF</u>)	Wr-tru-req-mem (<u>W=1</u>)	
Data-stream-prefetch (<u>STM</u>)	Power-management (<u>PM</u>)	

Always Optional Features <320i>

<u>AIL</u> -HAIL-programmability	<u>EVIRT</u> -programmability	Quad-prec-float (<u>QFP</u>)
Atomic-mem-ops (<u>AMO</u>)	SLB / <u>HPT</u> xlate	Decimal-float (<u>DFP</u>)
Big-endian (<u>BE</u>)	Proc-compat-reg (<u>PCR</u>)	Load-store-multiple (<u>LM</u>)
Branch-history-buf (<u>BHRB</u>)	Broadcast- <u>TLBIE</u>	Load-store-string (<u>LS</u>)
Event-based-branch (<u>EBB</u>)	Control-reg (<u>CTRL</u>)	<u>SMT</u>

AIX Subset (ACS) <1099i>

<u>SIMD</u> -VMX-VSX	<u>SF</u> =1 (64-bit mode)
Nested radix xlate (<u>ROR</u>)	<u>LE</u> -mode
<u>OV</u> modifying ops	<u>LPAR</u>

Linux Subset (LCS) <962i>

Scalar-Binary-FP

Scalar Fixed-Point & Floating- Point Subset (SFFS) <214i>

Base Architecture

Scalar Fixed-Point Subset (SFS) <129i>

Architecture Sandbox
For customization with
limited applicability

Opcode-22

[H]FSCR(8:9)

FPSCR(14:15)

Interrupt 0x0FE0

SPR-704:719,720:735

XER(54:55)

VSCR 96,112

Copy-paste-accel (CPA)

Non-coherent-mem (M=0)

Matrix-math-assist (MMA)

Secure-mem-facility (SMF)

Wr-tru-req-mem (W=1)

Data-stream-prefetch (STM)

Power-management (PM)

Always Optional Features <320i>

AIL-HAIL-programmability

EVIRT-programmability

Quad-prec-float (QFP)

Atomic-mem-ops (AMO)

SLB / HPT xlate

Decimal-float (DFP)

Big-endian (BE)

Proc-compat-reg (PCR)

Load-store-multiple (LM)

Branch-history-buf (BHRB)

Broadcast-TLBIE

Load-store-string (LS)

Event-based-branch (EBB)

Control-reg (CTRL)

SMT

AIX Subset (ACS) <1099i>

SIMD-VMX-VSX

SF=1 (64-bit mode)

Nested radix xlate (ROR)

LE-mode

OV modifying ops

LPAR

Linux Subset (LCS) <962i>

Scalar-Binary-FP

Scalar Fixed-Point & Floating- Point Subset (SFFS) <214i>

Base Architecture

Scalar Fixed-Point Subset (SFS) <129i>


- **The compliancy subset permits “custom extensions”**
 - The architecture sandbox features are intended to allow implementation dependent customization

- **For facilities with broad applicability:**
 - Developers are strongly encouraged to submit a proposal for adoption into the architecture.
 - Adopted proposals will become optional or required features of the architecture
 - These will be assigned resources that are not in the architecture sandbox to avoid fragmentation of the architecture.
 - Facilities described in proposals that are not adopted into the architecture may be implemented as Custom Extensions using the architecture sandbox.

- **System software and toolchain support of Custom Extensions is not guaranteed.**
 - Developers are encouraged to provide a means to disable custom extensions to present an architecture that is supported by standard system software and toolchain.

The PowerISA 3.1 includes a number of new features (see specification / preface for details):

- General: Byte reverse instructions, Vector Integer Multiply/Divide/Modulo Instructions, 128-bit Binary Integer Operations, Set Boolean Extension, String Operations, Test LSB by Byte Operation, VSX Scalar Minimum/Maximum/Compare Quad-Precision
- SIMD: VSX 32-byte Storage Access Operations, SIMD Permute-Class Operations, Bit-Manipulation Operations, VSX Load/Store Rightmost Element Operations, VSX Mask Manipulation Operations, VSX PCV Generate Operations for expand/compress,
- Translation Management Extensions
- Copy/Paste Extensions
- Persistent Storage / Store Sync
- Pause / Wait-reserve
- Hypervisor Interrupt Location Control
- Reduced-Precision: Outer Product Operations
(Matrix Math Assist - **see presentation by José Moreira**)
- Debug: BHRB Filtering updates, Multiple DEAW, New Performance Monitor SPRs, Performance Monitor Facility Sampling Security
- Instruction Prefix Support : 8B and modifying opcodes
 - Prefixed addi Instruction and Prefixed Load/Store Instructions and Addressing
 - CMODX Extension for Prefix
 - See next slide




- **Prefix architecture, Primary-Opcode=1**
 - RISC-friendly variable length instructions:
 - New 8B instruction space lays the foundation for future ISA expansion
 - Always 4B instruction alignment
 - Two forms: modifying (M=1) and 8B opcode (M=0)
 - Modifying: prefix extends function of existing instructions
 - 8B opcode: provides new opcode space for expansion, multi-operand instructions, etc.
 - PC-relative addressing: reduced path-length with new Power ABI support
 - MMA lane masking : mask by lane for MMA operations
 - Additional instructions and capabilities
- **Generous room for expanded capabilities including opcode space and additional modifiers**

Table 11: Primary Opcode Map for Opcode Space 1 (64-bit instruction encoding) (suffix bits 0-5)

Primary opcodes of suffixes of 8[M](LS)RR-form prefixed instructions are mapped to opcode space 1

	000	001	010	011	100	101	110	111	
000	1-00 (reserved)	1-01 (reserved)	1-02	1-03	1-04	1-05 (reserved)	1-06	1-07	000
001	1-08	1-09 (reserved)	1-10	1-11	1-12	1-13	1-14	1-15	001
011	1-16	1-17	1-18	1-19	1-20	1-21	1-22 (reserved)	1-23	011
010	1-24	1-25	1-26	1-27	1-28	1-29	1-30	1-31	010
110	1-32 EXT132 (extended)	1-33 EXT133 (extended)	1-34 EXT134 (extended)	1-35	1-36	1-37	1-38	1-39	110
111	1-40	1-41 plwa v3.1 8LS:D	1-42 plxsd v3.1 8LS:D	1-43 plxssp v3.1 8LS:D	1-44	1-45	1-46 pstxsd v3.1 8LS:D	1-47 pstxssp v3.1 8LS:D	111
101	1-48	1-49	1-50 plxv v3.1 8LS:D	1-50 plxv v3.1 8LS:D	1-52	1-53	1-54 pstxv v3.1 8LS:D	1-54 pstxv v3.1 8LS:D	101
100	1-56 plq v3.1 8LS:D	1-57 pld v3.1 8LS:D	1-58 plxvp v3.1 8LS:D	1-59	1-60 pstq v3.1 8LS:D	1-61 pstd v3.1 8LS:D	1-62 pstxvp v3.1 8LS:D	1-63	100
	000	001	010	011	100	101	110	111	



**Generous room for
expanded capabilities
including opcode space
and additional modifiers**

Table 12: PREFIX: Opcode Map (64-bit instruction encoding) (prefix bits 6:11)

	000	001	010	011	100	101	110	111	
000	00 0... 8LS-form v3.1								000
001									001
010	01 0000 8RR-form v3.1								010
011									011
100	10 0... MLS-form v3.1								100
101									101
110	11 0000 MRR-form v3.1								110
111		11 1001 MMIRR-form v3.1							111
	000	001	010	011	100	101	110	111	



THANK YOU!

Brian Thompto
bthompto@us.ibm.com



The Open Power ISA: Architecture Compliancy and Future Foundations

Abstract

The Open Power ISA enables access to unencumbered open innovation and a mature software ecosystem developed over the last 30 years. In this talk, we will review the major options for architectural compliancy that provide freedom of choice in design, including four recently specified compliancy subsets, separate optional features, and custom extensions. IBM has also recently contributed the Power ISA Version 3.1 to the Open Power ISA. This latest architectural version includes a number of new features developed for the POWER10 server including a new foundation for future expansion via the introduction of an instruction prefix. New capabilities and compliancy implications will be summarized.