
DDR controller (proposed)
CVA6 + Ara
AXI Xbar
AMO / LLC
S0
ISP master
S1
Arbiter
/ QoS
DRAM
sched.
NPU master
S2
PHY / DDR