R1: Standard IBM-PC 34-pin FDD rear interface; cable twist handled by firmware selection.
5V inputs use 5.5V-tolerant LVC245 at 3.3V; Outputs are TN0702 open drain; ASSERT=1 pulls cable LOW.
J3 is the isolated seven-wire contact output. J5 series seat-NO/eject-NC loop MUST open before disk motion.
Pico is a factory-assembled SMD module plugged into TH sockets. Carrier assembly is through-hole.
Legacy floppy encoding/track streaming and native dock protocol require new firmware; no compatibility claim.

A1
PICO 2 SC1632 SOCKETED
J1
34-PIN PC FLOPPY
U1
SN74LVC245AN / 5V→3V3L INPUT
U2
SN74LVC245AN / 5V→3V3L INPUT
J2
FLOPPY POWER 5V GND GND 12V
Q4
TN0702 / FDD INDEX
Q5
TN0702 / FDD TRK0
Q6
TN0702 / FDD WP
Q7
TN0702 / FDD RDATA
Q8
TN0702 / FDD CHANGE
RN1
8x10k BUSSED / COMMON PIN1
RN2
8x10k BUSSED / COMMON PIN1
RN3
8x1k BUSSED / COMMON GND
F1
2A FAST / LOW DROP
D1
1N5819 / USB BACKFEED BLOCK
C1
47uF 16V
C2
100nF 50V
C3
100nF 50V
C5
100nF 50V
J3
ISOLATED CONTACTS / 1 TO 7
J4
DOCK LINK 3V3 UART
R1
10k SPI CS DEFAULT
U4
SN74LVC245AN / SWITCHED MEDIA ISOLATION
R2
10k MEDIA ERROR PULLUP
J5
3V3 OUT / INTERLOCK RETURN
U6
LP2951ACN / SWITCHED 3V1 100mA
R4
15k 1%
R5
10k 1%
R6
1k BLEED
R7
1k DEFAULT OFF
R8
47 DISCHARGE
R9
10k MISO DEFAULT
R10
1 OHM CAP ESR
R11
2k2 ARM GATE
R12
2k2 INTERLOCK GATE
Q1
TN0702 / ACTIVE DISCHARGE
Q2
TN0702 / ARM PERMISSION
Q3
TN0702 / INTERLOCK PERMISSION
C6
22uF 16V / OUTPUT
C7
100nF 50V

PROTOTYPE / NOT RELEASED / electrical and mechanical bench tests required

Sheet: /
File: cyber-drive-controller-r1.kicad_sch

Title: RODDY CYBER DRIVE / CORE CONTROLLER

Size: A1	Date:	Rev: R1 interlock prototype
KiCad E.D.A. 10.0.6		Id: 1/1