

FORESEE Industrial eMMC **FSEWASLG-xxG** Datasheet

Version: 1.1

2018.03.22

F 2018-03-21 LONGSYS ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Longsys Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other-wise.

applications where product failure could application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Longsys products, contact your nearest Longsys office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2018 Shenzhen Longsys Electronics Co., Ltd. All rights reserved. CACF9A4BCF







Rev. 1.1 **FSEWASLG-xxG**

Revision History:

Rev.	Date	Changes	Remark
1.0	2018/03/21	Basic spec and architecture	Preliminary
1.1	2018/03/22	Revise some descriptions	
	502	200CAC,	

多D2200CACF9A4BCf

OCACF9A4BCF 2018-03-27

www.longsys.com

Longsys Electronics

安范

F 2018-03-21



FORESEE ®	Re FSEWASL
	ENTS BCF
CONT	ENTS
1. Introduction	
2. Product List	Ck a.
4. Functional Description	
5. Product Specifications	
5.1 Performance (Typical value)	
5.2 Power Consumption	
6. Pin Assignments	
6.1 Ball Array view	
7. Usage Overview	
7.1 General description	
7.2 Partition Management	
7.3 Automatic Sleep Mode	
7.4 Sleep (CMD5)	
7.5 H/W Reset operation	
7.6 High-speed mode selection	
7.7 Bus width selection	
7.8 Partition configuration	
7.9 CID register	
7.10 CSD register	
7.11 Extended CSD register	
7.12 OCR Register	212000
7.13 Field firmware update(FFU)	50
7.14 S.M.A.R.T. Health Report	经党
8 Package Dimension	
9 Connection Guide	4
9.1 Schematic Diagram	,-21
10. Processing Guide	
9 Connection Guide	
www.longsys.com	Longsys Electron
www.iongsys.com	LUIIYSYS EICCHUII



1. Introduction

FORESEE eMMC is an embedded storage solution designed in the BGA package. The FORESEE eMMC consists of NAND flash and eMMC controller. The controller could manage the interface protocols, wearleveling, bad block management and ECC.

FORESEE eMMC has high performance at a competitive cost, high quality and low power consumption, and eMMC is compatible with JEDEC standard eMMC 5.1 specifications.

2. Product List

	Densit y	Part Number	NAND Flash Type	Capacity (User Density: 90%)	Package Size(mm)	Package Type
	32GB	FSEWASLG-32G	256Gb x1	28.8GB	11.5x13x1.2	153FBGA
	64GB	FSEWASLG-64G	256Gb x2	57.6GB	11.5x13x1.2	153FBGA
018-	128GB	FSEWASLG-	256Gb x4	115.2GB	11.5x13x1.2	153FBGA
50,		128G		115.205	11.5%15%1.2	1551 DOA

3. Features

> eMMC5.1 specification compatibility

(Backward compatible to eMMC4.41/4.51/5.0)

> Bus mode

- Data bus width: 1 bit (default), 4 bits, 8
- Data transfer rate: up to 200MB/s (HS200)
- MMC I/F Clock frequency: 0~200MHz

Operating voltage range

- Vcc(NAND) : 2.7 ~ 3.6V
- Vccq(Controller) : 1.7 ~ 1.95V / 2.7 ~ 3.6V

> Temperature

- Operation (-40°C ~ +85°C)
- Storage without operation (-40°C ~ +85℃)
- > Sudden-Power-Loss safeguard

- **Hardware ECC engine**
- Unique firmware backup mechanism
- **Global-wear-leveling**
- Supported features.
 - Up to 200MB/s at 200MHz HS200 mode
 - Partitioning, RPMB
 - Boot feature, boot partition
 - HW Reset/SW Reset
 - 2200CACF9A4BC Discard, Trim, Erase, Sanitize
 - Background operations, HPI
 - Enhanced reliable write
 - S.M.A.R.T. Health Report
 - FFU
 - Sleep / awake

Others

- Compliance with the RoHS Directive



多D2200CACF9A4BCF 2018-03-27 5D2200CACF9A4BCF

4. Functional Description

FORESEE eMMC with powerful L2P (Logical to Physical) NAND Flash management algorithm provides unique functions:

- Host independence from details of operating NAND flash
- Internal ECC to correct defect in NAND flash
- Sudden-Power-Loss safeguard

To prevent from data loss, a mechanism named Sudden-Power-Loss safeguard is added in the eMMC. In the case of sudden power-failure, the eMMC would work properly after power cycling.

Global-wear-leveling

To achieve the best stability and device endurance, this eMMC equips the Global Wear Leveling algorithm. It ensures that not only normal area, but also the frequently accessed area, such as FAT, would be programmed and erased evenly.

IDA(Initial Data Acceleration)

The eMMC prevents the pre-burned data from data-loss with IDA, in case of our customer had preburned data to eMMC, before the eMMC being SMT.

Cache

The eMMC enhanced the data written performance with Cache, with which our customer would get more endurance and reliability.

DEVICE TYPE

Bit Device Type

DEVICE TYPE

	Bit	Device Type	Supportability
	7	HS400 Dual Data Rate eMMC at 200 MHz – 1.2 V I/O	Not support
	6	HS400 Dual Data Rate eMMC at 200 MHz – 1.8 V I/O	Not support
	5	HS200 Single Data Rate eMMC at 200 MHz - 1.2 V I/O	Not support
	4	HS200 Single Data Rate eMMC at 200 MHz - 1.8 V I/O	support
	3	High-Speed Dual Data Rate eMMC at 52 MHz - 1.2 V I/O	Not support
	2	High-Speed Dual Data Rate eMMC at 52 MHz - 1.8 V or 3 V I/O	support
	1	High-Speed eMMC at 52 MHz - at rated device voltage(s)	support
	0	High-Speed eMMC at 26 MHz - at rated device voltage(s)	support
安华	5D2200	High-Speed eMMC at 26 MHz ² at rated device voltage(s)	

5. Product Specifications

5.1 Performance

5. Product Specifications 5.1 Performance						
Part Number	Write	Read				
FSEWASLG-32G	Up to 110MB/s	Up to 140MB/s				
FSEWASLG-64G	Up to 125MB/s	Up to 155MB/s				
FSEWASLG-128G	TBD	TBD				

• Test Condition: Bus width x8, 200MHz SDR, 512KB data transfer, w/o file system overhead, measured on internal board

• Test tool: uBOOT (Without O/S)

• Chunk size: 1MB,

• Test area: 100MB/ Full-range of LBA.

5.2 Power Consumption

5.2.1 Active power consumption during operation F 2018

Part Number	Icc	Iccq
FSEWASLG-32G	70mA	100mA
FSEWASLG-64G	80mA	110mA
FSEWASLG-128G	TBD	TBD

- Power Measurement conditions: Bus configuration =x8 @200MHz SDR, 23℃.
- Vcc:3.3V & Vccq: 1.8V
- The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

5.2.2 Low power mode(stand-by)

Part Number	Icc	Iccq			
FSEWASLG-32G	70uA	200uA			
FSEWASLG-64G	100uA	200uA			
FSEWASLG-128G	TBD	TBD	147		
• Power Measurement conditions: Bus c	onfiguration =x8 @200MHz SDR,	23℃.	c.Fgr.		
• Standby: NAND Vcc & Controller Vccq	power supply is switched on.	oc.P			
• The measurement for max RMS current is the average RMS current consumption over a period of					
100ms.		50 L			


5.2.3 Low power mode(sleep)					
Part Number	Icc	Iccq			

Part Number	Icc	Iccq
FSEWASLG-32G	0	200uA
FSEWASLG-64G	0	200uA
FSEWASLG-128G	03-60	TBD

- Power Measurement conditions: Bus configuration =x8 @200MHz SDR, 23℃.
- Sleep: NAND Vcc power supply is switched off (Controller Vccq on)
- Jr max 5D2200CACF9A • The measurement for max RMS current is the average RMS current consumption over a period of

6. Pin Assignments

6.1 Ball Array view



FBGA153 - Ball Array (Top View through package)

5D2200CACF9A4BCS

多D2200CACF9A4BCF 2018-03-27 5D2200CACF9A4BCF

6.2 Pin Assign	ment	
Signal	Description	
CLOCK	Each cycle of the clock directs a transfer on the command line and on the	
(CLK)	data lines.	
	This signal is a bidirectional command channel used for device initialization	
	and command transfer.	
COMMAND	The CMD Signal has 2 operation modes: open drain, for initialization, and	
(CMD)	push-pull, for command transfer.	
	Commands are sent from the host to the device, and responses are sent	
	from the device to the host.	
	These are bidirectional data signal. The DAT signals operate in push-pull	
	mode.	
61	By default, after power-up or RESET, only DATO is used for data transfer. The	
03-11	controller can configure a wider data bus for data transfer wither using DAT	
DATA	[3:0](4bit mode)or DAT[7:0](8bit mode).	
(DAT0-DAT7)	Includes internal pull-up resistors for data lines DAT[7:1].Immediately after	
	entering the 4-bit mode, the device disconnects the internal pull-up resistors	
	on the DAT1 and DAT2 lines.(The DAT3 line internal pull-up is left	
	connected.)Upon entering the 8bit mode, the device disconnects the internal	
	pull-up on the DAT1, DAT2, and DAT[7:4]lines.	
	Newly assigned pin for HS400 mode. Data Strobe is generated from eMMC to	
Data Strobe	host.	
(DS)	In HS400 mode, read data and CRC response are synchronized with Data	
	Strobe.	
RESET	Hardware Reset Input	
(RSTN)	Haldware Neset Input	
Vccq	Vccq is the power supply line for host interface, have two power mode: High	
VCCq	power mode:2.7V~3.6V; Lower power mode:1.7V~1.95V	7.19
Vcc	Vcc is the power supply line for internal flash memory, its power voltage	FORAF
• • • • • • • • • • • • • • • • • • • •	range is:2.7V~3.6V	D,
VDDi	VDDi is internal power node, not the power supply. Connect 1uF capacitor	
V D D I	VDDi to ground	
Vss,Vssq	Ground lines.	

Note:

NC: No Connect, shall be connected to ground or left floating.


RFU: Reserved for Future Use, must be left floating for future use.

J. 2018-03-27 2018-03-27 5D2200CACF9A4BCF

7. Usage Overview

7.1 General description


2018-03-27 The eMMC can be operated in 1, 4, or 8-bit mode. NAND flash memory is managed by a controller inside, which manages ECC, wear leveling and bad block management. The eMMC provides easy integration with the host process that all flash management hassles are invisible to the host.



7.2 Partition Management

The embedded device offers also the possibility of configuring by the host additional split local memory partitions with independent addressable space starting from logical address 0x00000000 for different usage models. Default size of each Boot Area Partition is 4096 KB and can be changed by Vendor Command as multiple of 128KB. Boot area partition size is calculated as (128KB * BOOT_SIZE_MULTI) The size of Boot Area Partition 1 and 2 cannot be set independently and is set CF9A4BC as same value Boot area partition which is enhanced partition. Therefore memory block area scan is classified as follows:

- Factory configuration supplies boot partitions.
- The RPMB partition is 4MB.
- The host is free to configure one segment in the User Data Area to be implemented as enhanced storage media, and to specify its starting location and size in terms of Write Protect Groups. The attributes of this Enhanced User Data Area can be programmed only once during the device lifecycle (one-time programmable).
- Up to four General Purpose Area Partitions can be configured to store user data or sensitive data, or for other host usage models. The size of these partitions is a multiple of the write protect urpose A 2018-03 5D2200CACF9A4BCF group. Size and attributes can be programmed once in device life-cycle (one-time programmable). Each of the General Purpose Area Partitions can be implemented with enhanced




Partitions and user data area configuration

(The size of RPMB area partition is 4MB)


F 2018-03-21 In boot operation mode, the master can read boot data from the slave (device) by keeping CMD line low or sending CMD0 with argument + 0xFFFFFFFA, before issuing CMD1. The data can be read from either boot area or user area depending on register setting.

Timing Factor	Value
Boot ACK Time	< 50 ms
Boot Data Time	< 1 s
Initialization Time	< 1 s






State diagram (boot mode)



State diagram (alternative boot mode)



State diagram (boot mode)*

7.3 Automatic Sleep Mode

If host does not issue any command during certain duration (1s), after previously issued command is completed, the device enters "Power Saving mode" to reduce power consumption. At this time, commands arriving at the device while it is in power saving mode will be serviced in normal fashion. The below table explains the condition to enter and exit Auto Power Saving Mode


7.4 Sleep (CMD5)

F 2018-03-27

A card may be switched between a Sleep state and a Standby state by SLEEP/AWAKE (CMD5). In the Sleep state the power consumption of the memory device is minimized. In this state the memory device reacts only to the commands RESET (CMD0 with argument of either 0x00000000 or 0xF0F0F0F0 or H/W reset) and SLEEP/AWAKE (CMD5). All the other commands are ignored by the memory device. The timeout for state transitions between Standby state and Sleep state is defined in the EXT_CSD register S A timeout. The maximum current consumptions during the Sleep state are defined in the EXT CSD registers S_A_VCC and S_A_VCCQ. Sleep command: The bit 15 as set to 1 in SLEEP/ AWAKE (CMD5) mand 5D2200CACF9A argument. A wake command: The bit 15 as set to 0 in SLEEP/AWAKE (CMD5) argument.

7.5 H/W Reset operation

Device will detect the rising edge of RST_n signal to trigger internal reset sequence



H/W reset waveform

7.6 High-speed mode selection

After the host verifies that the card complies with version 4.0, or higher, of this standard, it has to enable the high speed mode timing in the card, before changing the clock frequency to a frequency higher than 20MHz. For the host to change to a higher clock frequency, it has to enable the high speed interface timing. The host uses the SWITCH command to write 0x01 to the HS_TIMING byte, in the Modes segment of the EXT CSD register.

7.7 Bus width selection

After the host has verified the functional pins on the bus it should change the bus width configuration accordingly, using the SWITCH command. The bus width configuration is changed by writing to the BUS WIDTH byte in the Modes Segment of the EXT CSD register (using the SWITCH command to do so). After power-on, or software reset, the contents of the BUS_WIDTH byte is 0x00.

User 28.8GB 29600 60620800 31037849600 73A00000
FSEWASLG-32G Boot Partition 1 Boot Partition 2 RPMB - 4 8192 4194304 400000 RPMB - 4 8192 4194304 400000 RPMB - 4 8192 4194304 400000 61865984000 E6780000 Boot Partition - 4 8192 4194304 400000 RSEWASLG-64G Boot Partition - 4 8192 4194304 400000 REPARTITION - 4 8192 4194304 4000000 REPARTITION - 4 8192 4194304 400000000000000000000000000000000
FSEWASLG-32G 1
FSEWASLG-32G
Boot Partition - 4 8192 4194304 400000
2
User 57.6GB 59000 12083200 61865984000 E6780000
User 57.6GB 59000 61865984000 E6780000
FSEWASLG-64G
FSEWASLG-64G 1 - 4 8192 4194304 400000 Boot Partition 4 8192 4194304 400000
Boot Partition 4 8192 4194304 400000
4 8192 4194304 400000
RPMB - 4 8192 4194304 400000
FSEWASLG- User 115.2G 11800 24166400 12373196800 1CCF0000
128G B 0 0 0

Model	Area/Partitio n	Size(GB)	Size (MB)	Size (Sec tor)	Size (Byte)	Size (Hex,B
	Boot Partition 1	-	4	8192	4194304	400000
	Boot Partition 2	-	405	8192	4194304	400000
	RPMB	200	4	8192	4194304	400000
7.9 CID register	到党	5D.71				

7.9 CID register

The Card Identification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase (protocol). Every individual flash or I/O card shall have an identification number. The structure of the CID register is defined in the following sections. unique identification number. Every type of ROM cards (defined by content) shall have a unique

Terremedeleri Harribert Trie b				<u> </u>	_
Name	Field	Width	CID-slice	CID Value	Remark
Manufacturer ID	MID	8	[127:120]	88h	
Reserved	-	6	6 [119:114]		
Card/BGA	CBX	2	[113:112]	01h	BGA
OEM/Application ID	OID	8	[111:104]	03h	
Product name	PNM	48	[103:56]	0x4E4361726420	
Product revision	PRV	8	[55:48]		
Product serial number	PSN	32	[47:16]		Not Fixed
Manufacturing date	MDT	8	[15:8]		Not Fixed
CRC7 checksum	CRC	7	[7:1]		Not Fixed
Not used, always '1'	-	1	[0:0]		

The Card-Specific Data (CSD) register provides information on how to access the card contents. The CSD defines the data format, error correction type, maximum data access time data whether the DSR register com ' whether the DSR register can be used etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the CSD Registry entries coded as follows:

=, 000 00.011, 0011 00 011011900 0, 0	2, see below, can be changed by chib27. The type of the esb Registry charles coded as follows.										
Name	Field	Width	Cell Type	CSD-slice							
CSD structure	CSD_STRUCTURE	2	R	[127:126]							
System specification version	SPEC_VERS	4	R	[125:122]							
Reserved	- 1	2	R	[121:120]							
Data read access-time 1	TAAC 3	8	R	[119:112]							
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]							
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]							
Card command classes	CCC	12	R	[95:84]							
Max. read data block length	READ_BL_LEN	4	R	[83:80]							
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]							



	Name	Field	Width	Cell Type	CSD-slice
	Write block misalignment	WRITE_BLK_MISALIGN		R	[78:78]
	Read block misalignment	READ_BLK_MISALIGN	BY	R	[77:77]
	DSR implemented	DSR_IMP	1	R	[76:76]
	Reserved	- CKO,	2	R	[75:74]
	Device size	C_SIZE	12	R	[73:62]
	Max. read current $@^{V_{\scriptscriptstyle DD}}$ min	VDD_R_CURR_MIN	3	R	[61:59]
	Max. read current $@^{V_{DD}}$ max	VDD_R_CURR_MAX	3	R	[58:56]
	Max. write current @ Vpp min	VDD_W_CURR_MIN	3	R	[55:53]
	Max. write current @ V _{DD} max	VDD_W_CURR_MAX	3	R	[52:50]
	Device size multiplier	C_SIZE_MULT	3	R	[49:47]
	Erase group size	ERASE_GRP_SIZE	5	R	[46:42]
	Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]
4/8.	Write protect group size	WP_GRP_SIZE	5	R	[36:32]
,0	Write protect group enable	WP_GRP_MULT	1	R	[31:31]
	Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]
	Write speed factor	R2W_FACTOR	3	R	[28:26]
	Max. write data block length	WRITE_BL_LEN	4	R	[25:22]
	Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]
	Reserved	-	4	R	[20:17]
	Content protection application	CONTENT_PROT_APP	1	R	[16:16]
	File format group	FILE_FORMAT_GRP	1	R/W	[15:15]
	Copy flag(OTP)	COPY	1	R/W	[14:14]
	Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]
	Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]
	File format	FILE_FORMAT	2	R/W	[11:10] [9:8] [7:1]
	ECC code	ECC	2	R/W/E	[9:8]
	CRC	CRC	7	R/W/E	[7:1]
	Not used, always '1'	_	1	-	[0:0]

7.11 Extended CSD register

The Extended CSD register defines the card properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines the card capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the card is working in. These modes can be changed by the host by means of the SWITCH command.

	Name	Field	Size	Type	Slice [bytes]	Value	Description
		Reserved	060	-	[511:506]	-	
	Extended security	EXT_SECURITU_ERR	1	R	[505]	0	
	error	COPA"					
受党	5D2200	CRC,					

_							.21
	Name	Field	Size	Туре	Slice [bytes] (Value	Description
	Supported Command Sets	S_CMD_SET	1	R	R[504]	1h	
	HPI Features	HPI_FEATURES	0000	R	[503]	1h	
	Background operations support	BKOPS_SUPPORT	1	R	[502]	1h	BKOPS supported
	Max packed read command	MAX_PACKED_READS	1	R	[501]	3Fh	
2018	Max packed write command	MAX_PACKED_WRITES	1	R	[500]	3Fh	
,	Data Tag Support	DATA_TAD_SUPPORT	1	R	[499]	1h	
	Tag Unit Size	TAG_UNIT_SIZE	1	R	[498]	4h	
	Tag Resource Size	TAG_RES_SIZE	1	R	[497]	0h	
	Context manageme nt capabilities	CONTEXT_CAPABITILITIE S	1	R	[496]	5h	
	Large Unit	LARGE_UNIT_SIZE_M1	1	R	[495]	7h	Large Unit size 8MB
	Extended partitions attribute support	EXT_SUPPORT	1	R	[494]	3h	5D2200CA
	Supported modes	SUPPORTED_MODES	1	R	[493]	3h	
	FFU features	FFU_FEATURES	1	R	[492]	0h	
	Operation codes timeout	OPERATION_CODE_TIM EOUT	018-	03-11 R	[491]	0h	
	FFU Argument	FFU_ARG	4	R	[490:487]	0h	
	Barrier support	BARRIER_SUPPORT	1	R	[486]	0h	
爱塔	5D2200)					
学生							

					Slice	0.0	5
	Name	Field	Size	Туре	[bytes] (Value	Description
		Reserved	177	-	[485:309]	-	
	CMDQ support	CMDQ_SUPPORT	1	W/R	[308]	1h	
	CMDQ depth	CMDQ_DEPTH	000	W/R	[307]	7h	
		Reserved	1	-	[306]	-	
	Number of received sectors	NUMBER_OF_RECEIVED_ SECTORS	4	R	[305:302]	0h	
18	Vendor proprietary health report	VENDOR_PROPRIETARY_ HEALTH_REPORT	1	R	[301:270]	0h	
	Device life time estimation type B	DEVICE_LIFE_TIME_EST _TYP_B	1	R	[269]	1h	
	Device life time estimation type A	DEVICE_LIFE_TIME_EST _TYP_A	1	R	[268]	1h	
	Pre EOL information	PRE_EOL_INFO	1	R	[267]	1h	
	Optimal read size	OPTIMAL_READ_SIZE	1	R	[266]	0h	
	Optimal write size	OPTIMAL_WRITE _SIZE	1	R	[265]	4h	
	Optimal trim unit size	OPTIMAL_TRIM_UNIT_SI ZE	1	R	[264]	1h	D22000
	Device version	DEVICE_VERSION	2	R	[263:262]	0h	3
	Firmware version	FIRMWARE_VERSION	8	R	[261:254]	-	
	Power class for200MHz , DDR at VCC=3.6V	PWR_CL_DDR_200_360	018-	3-21 R	[253]	0h	
	Cache size	CACHE_SIZE	4	R	[252:249]	10000 h	

				Slice	0	D. L.
Name	Field	Size	Туре	[bytes]	Value	Description
Generic CMD6 timeout	GENERIC_CMD6_TIME	1	R CESA	[248]	Ah	Generic CMD6 timeout 100ms
Power-off notification (long) timeout	POWER_OFF_LONG_TIM	2200	R	[247]	3Ch	Power off notification(lon g) timeout 600ms
Backgroun operations status	BKOPS_STATUS	1	R	[246]	Oh	No operations required
Number of correctly programmed sectors	CORRECTLY_PRG_S	4	R	[245:242]	0h	
First Initialization n time afte	r INI_TIMEOUT_AP	1	R	[241]	1Eh	initial time out 3s
Cache Flushing Policy	CACHE_FLUSH_POLICY	1	R	[240]	0h	
for 52Mhz,DDI at 3.6V	PWR CL DDR 52 360	1	R	[239]	0h	rms 100 mA, peak 200 mA
Fower class for 52Mhz,DDI at 1.95V	PWR CL DDR 52 195	1	R	[238]	0h	rms 65 mA, peak 130 mA
Power class for 200Mhz at VCCQ=1.9 V, VCC=3.6V	PWR_CL_200_195	1	R	[237] 矣	Õh	5D220
Power class for 200Mhz at	PWR_CL_200_360	018-	3-21 R	[236]	Oh	

多少

Slice Value **Field** Size **Description** Name Type [bytes] Minimum 502200CABF9A For cards not write reaching the performanc MIN_PERF_DDR_W_8_5 [235] 0h 4.8 MB/s value e for 8bit at Only support 52MHz in SDR DDR mode Minimum read For cards not performanc MIN_PERF_DDR_R_8_5 1 R reaching the [234] 0h e for 8bit at 4.8MB/s value 52MHz in DDR mode Reserved [233] 1 TRIM trim time out R TRIM_MULT 1 [232] 5h Multiplier 1.5s 1. Support the secure and insecure trim operations. 2. Support the automatic secure purge operation on Secure retired SEC_FEATURE_SUPPOR JACF9A4BC feature 1 R [231] 55h defective Т support portions of the array. 3. Secure purge operations are supported. 4.Support the sanitize operation Secure secure erase Erase SEC_ERASE_MULT 1 [230] 1Bh time out 40.5s Multiplier Secure secure trim SEC_TRIM_MULT TRIM 1 R 11h [229] time out 25.5s

多D2200CACF

Slice Value Name **Field** Size Description Type 5D2200CACF9AABCF [bytes] 1. Support high speed timing boot. 2. Support **Boot** dual data **BOOT INFO** 7h Information rate during boot 3. Support alternative F 2018-03-2 boot method [227] Reserved 1 boot partition 20h partition BOOT_SIZE_MULTI R [226] 1 4096KB size super page ACC_SIZE R 6h Access size 1 [225] 16KB Highhc erase group capacity HC_ERASE_GROUP_SIZ 1 R 1h [224] Erase unit size 512KB size Highcapacity hc erase time 1 R 5h ERASE_TIMEOU_MULT [223] OCACF9A4BC Erase time out 1.5s out Reliable write sector R 1h 1 sector REL_WR_SEC_C 1 [222] count Highcapacity [221] hc wp group write HC_WP_GRP_SIZE 1 R size 4096KB protect group size Sleep current(VC S_C_VCC [220] 7h 128µA C) 与D2200CACF9AABCF 1 R [219] 7h 128µA

137

					Slice	0.0	D'
N	lame	Field	Size	Туре	[bytes]	Value	Description
Prod	luction				.aCF		Production
state		PRODUCTION_STATE_A		RF9P	70		state
	reness	WARENESS_TIMEOUT	1	R	[218]	17h	awareness
time	out	_	-00				timeout
			1500.				838.86ms
Slee	p/Awak	50		_			Sleep/Awake
	ne out	S_A_TIMEOUT	1	R	[217]	16h	timeout
		277					419.43ms
Slee	p	CLEED NOTIFICATION					Sleep
Notif	fication	SLEEP_NOTIFICATION_	1	R	[216]	7h	Notification
Time	out	TIME					Time out
Sect	or						1.28ms depend on
cour		SEC_COUNT	4	R	[215:212]	-	density
Secu							density
Write							
	ection	SECURE_WP_INFO	1		[211]	1h	
Mode							
	mum						
Write							
		MIN_PERF_W_8_52	1	R	[210]	0h	
	r 8bit						
@52	2MHz						
Minii	mum						
Read	d						
Perf	ormanc	MIN_PERF_R_8_52	1	R	[209]	0h	
e for	r 8bit						
@52	2MHz						
	Minimu						5D2200CA
	m Write					,	5026
	Perform					. >>	2
	ance					、学生	
	for 4bit	MIN_PERF_W_8_26_4_5	1	R	[208]	0h	
	@52MH	2			[
	z or			01			
	8bit			03-27			
	@26MH		18	0			
	Z		N,				

5D2200CACF9A4BCF

ı							D'L'
	Name	Field	Size	Туре	Slice [bytes]	Value	Description
	Minimum Read Performanc e for 4bit @52MHz or 8bit	MIN_PERF_R_8_26_4_5 2	12000	JAGE 9A	[207]	Oh	
	@26MHz Minimum Write Performanc e for 4bit @26MHz	MIN_PERF_W_4_26	1	R	[206]	Oh	
18	Minimum Read Performanc e for 4bit @26MHz	MIN_PERF_R_4_26	1	R	[205]	Oh	
		Reserved	1	-	[204]	-	
	Power Class for 26MHz @3.6V	PWR_CL_26_360	1	R	[203]	0h	rms 100 mA, peak 200 mA
•	Power Class for 52MHz @3.6V	PWR_CL_52_360	1	R	[202]	0h	rms 100 mA, peak 200 mA
١	Power Class for 26MHz @1.95V	PWR_CL_26_195	1	R	[201]	0h	rms 65 mA, peak 130 mA
	Power Class for 52MHz @1.95V	PWR_CL_52_195	1	R	[200]	Oh	rms 65 mA, peak 130 mA
	Partition switching timing	PARTITION_SWITCH_TI ME	1	3-B1	[199]	Ah	Partition switch time out 100ms
	Out-of- interrupt busy timing	OUT_OF_INTERRUPT_TI ME	1	R	[198]	5h	HPI time out 50ms
	I/O Driver	DRIVER_STRENGTH	1	R	[197]	1h	
沙兰	Strength 5D2200					1	

	Name	Field	Size	Туре	Slice [bytes]	Value	Description
	Card Type	CARD_TYPE	1	R	DCF.	17h	HS200 SDR eMMC@200Mh z-1.8V I/O
		Reserved	1	·VO,	[195]	-	
	CSD Structure Version	CSD_STRUCTURE	2200	R	[194]	2h	CSD version No. 1.2
		Reserved	1	-	[193]	-	
	Extended CSD Revision	EXT_CSD_REV	1	R	[192]	8h	Revision 1.8 (for MMC v5.
= 2018-	Command Set	CMD_SET	1	R/W/E_P	[191]	0h	
F		Reserved	1	-	[190]	-	
) `	Command set revision	CMD_SET_REV	1	R	[189]	0h	
		Reserved	1	-	[188]	-	
	Power class	POWER_CLASS	1	R/W/E_P	[187]	0h	
		Reserved	1	-	[186]	-	
	High Speed Interface Timing	HS_TIMING	1	R/W/E_P	[185]	0h	
	Strobe Support	STROBE_SUPPORT	1	R	[184]	0h	
	Bus Width Mode	BUS_WIDTH	1	W/E_P	[183]	0h	
		Reserved	1	-	[182]	-	
	Erased memory range	ERASE_MEM_CONT	1	R	[181]	0h	5D2200CA
		Reserved	1	-	[180]	***	
	Partition Configurati on	PARTITION_CONFIG	1	R/W/E R/W/E_P	[179]	0h	
	Boot config protection	BOOT_CONFIG_PROT	1	R/W R/W/C_P	[178]	0h	
	Boot bus width1	BOOT_BUS_WIDTH	01	R/W/E	[177]	0h	
		Reserved	1	-	[176]	-	
建党	5D2200	Reserved					

Name	Field	Size	Туре	Slice	Value	Description
High-				[bytes]	0.	
density				VBC,		
erase	ERASE_GROUP_DEF	1	R/W/E_P	[175]	0h	
group			· VC/-			
definition		0001	١)			
Boot write	50					
protection	POOT WE STATUS	1		[174]	Oh	
status	BOOT_WP_STATUS	1	R	[174]	0h	
registers	7					
Boot area						
write	BOOT_WP	1	R/W	[173]	0h	
protect	DOO1_W1	_	R/W/C_P	[1/3]	011	
register						
	Reserved	1	-	[172]	-	
User area			R/W			
write 	USER_WP	1	R/W/C_P	[171]	0h	
protect			R/W/E_P			
register	Poconyod	1		[170]		
FW	Reserved	1	-	[170]	-	
Configurati	FW_CONFIG	1	R/W	[169]	0h	
on	I W_CONIIG	1	I I V VV	[109]	011	
						RPMB size is
RPMB Size	RPMB_SIZE_MULT	1	R	[168]	20h	4MB
Write						
reliability	WD DEL CET	1	R/W	[167]	1Fh	
setting	WR_REL_SET	1	R/ W	[167]	1511	
register						4MB
Write						Support
reliability	WR_REL_PARAM	1	R	[166]	15h	enhanced
parameter					17.3	definition of
register				1	175	reliable write
Start	CANITIZE CTART		\\\/E_D	[16]	O.F.	
Sanitize	SANITIZE_START	1	W/E_P	[165]	0h	
operation Manually			13-27			
start		.0-	0,5			
hackground	BKOPS_START	OJO	W/E_P	[164]	0h	
onerations	C.F.					
орегасіона	LABU.	1			1	I
	CEOK.					
	BKOPS_START					
-0701						
5DLL						
<i>J</i>						

Slice Value Name **Field** Size Description **Type** [bytes] Enable background **BKOPS_EN** 1 [163] 0h operations handshake H/W reset R/W 0h RST_n_FUNCTION [162] function HPI HPI_MGMT 1 R/W/E_P 0h manageme [161] nt 1. Enhanced F 2018-03-21 technological features in partitions and user data area. 2. Device **Partitioning** PARTITIONING_SUPPOR R [160] 7h 1 supports support Т partitioning features 3. Device can have extended partition attribute Max Enhanced MAX_ENH_SIZE_MULT 3 R [159:157] 100h 5D2200CACF9A4BC Area Size **Partitions** PARTITIONS_ATTRIBUT 1 R/W [156] 0h attribute **Partitions** PARTITIONS SETTING 1 R/W [155] 0h setting COMPLETED General Purpose GP_SIZE_MULT 12 R/W [154:143] Partition Size Enhanced User Data ENH SIZE MULT 3 R/W [142:140] 0h Area Size Enhanced User Data ENH_START_ADDR R/W [139:136] 0h Start Reset 5D2200CAC Address Reserved 1 [135]

	Name	Field	Size	Туре	Slice [bytes]	Value	Description
	Secure Bad Block Manageme nt Mode	SEC_BAD_BLK_MGMNT	1	R/Wg/	(134)	0h	
	Production state awareness	PRODUCTION_STATE_AWARENESS	22001	R/W/E	[133]	0h	
	Package Case Temperatur e is controlled	TCASE_SUPPORT	1	W/E_P	[132]	0h	
2018	Periodic Wake-up	PERIODIC_WAKEUP	1	R/W/E	[131]	0h	
F	Program CID/CSD in DDR mode support	PROGRAM_CID_CSD_D DR_SUPPORT	1	R	[130]	1h	
		Reserved	2	-	[129:128]	-	
	Vendor specific field	VENDOR_SPECIFIC_FIE	64	<vendor specfic=""></vendor>	[127:64]	0h	
	Native sector size	NATIVE_SECTOR_SIZE	1	R	[63]	0h	
	Sector size emulation	USE_NATIVE_SECTOR	1	R/W	[62]	0h	
	Sector size	DATA_SECTOR_SIZE	1	R	[61]	0h	
	1st initializatio n after disabling sector size emulation	INI_TIMEOUT_EMU	1	R	[60]	0h	5D2200CA(
	Class 6 commands control	CLASS_6_CTRL	1	R/W/E_P	[59]	0h	
	Number of addressed group to be	DYNCAP_NEEDED	1	R	[58]	0h	
爱茫	5D2200	CACFGAADO					

Slice Size Value Name **Field** Type Description [bytes] Exception EXCEPTION_EVENTS_CT R/W/E_P [57:56] events 2 0h RLcontrol Exception EXCEPTION_EVENTS_ST events R 0h [55:54] **ATUS** status Extended EXT_PARTITIONS_ATTR **Partitions** 2 R/W 0h [53:52] IBUTE Attribute Context 15 configuratio CONTEXT_CONF R/W/E_P [51:37] 0h 10-1 Packed PACKED_COMMAND_ST command 1 R 0h [36] **ATUS** status Packed command PACKED_FAILURE_INDE 1 R [35] 0h failure Χ index Power Off POWER_OFF_NOTIFICA 1 R/W/E P 0h [34] Notification TION Control to turn the ON/OFF CACHE_CTRL 1 R/W/E_P 0h [33] Cache 5D2200CACF9A4BC ON/OFF Flushing of FLUSH_CACHE 0h 1 W/E P [32] the cache Control to turn the R/W 0h ON/OFF BARRIER_CTRL 1 [31] Barrier ON/OFF Mode R/W/E_P Oh MODE_CONFIG 1 [30] config Mode MODE_OPERATION_CO operation 1 W/E_P [29] 0h DES codes Reserved [28:27] 2 _ FFU_STATUS FFU status 1 0h R [26]

5D2200CACF9

Pre loading

PRE_LOADING_DATA_S

4

R/W/E_P

0h

[25:22]

							.''
	Name	Field	Size	Туре	Slice [bytes]	Value	Description
	Max pre loading data size	MAX_PRE_LOADING_DA TA_SIZE	4	R	[21:18]	-	
	Product state awareness enablement	PRODUCT_STATE_AWA RENESS_ENABLEMENT	22900	R/W/E&R	[17]	0h	
	Secure Removal Type	SECURE_REMOVAL_TYP E	1	R/W&R	[16]	9h	
2018:	Command Queue Mode Enable	CMDQ_MODE_EN	1	R/W/E_P	[15]	0h	
,		Reserved	15	-	[14:0]	-	

Notes: 1.

R= Read-only

R/W=One-Time Programmable and readable

R/W/E=Multiple writable with value kept after a power cycle, assertion of the RST_n signal, and any CMD0 reset, and readable

TBD=To Be Defined.

Reserved bits should be read as 0. 2.

7.12 OCR Register

The 32-bit operation conditions register stores the VCCQ voltage profile of the eMMC. In addition, this SF9A4BC register includes a status information bit. This status bit is set if the eMMC power up procedure has been finished. The OCR register shall be implemented by eMMC.

OCR bit	VCCQ voltage window	еММС	
[6:0]	Reserved	000 0000Ь	
[7]	1.7-1.95	1b	
[14:8]	2.0-2.6	000 0000b	
[23:15]	2.7-3.6	1 1111 1111b	
[28:24]	Reserved	000 0000Ь	
[30:29]	Access Mode	00b (byte mode)/10b (sector	
		mode)	
[31]	power up status bit (busy)*		

as not finish 2018-19. Note*: This bit is set to LOW if the eMMC has not finished the power up routine. The supported voltage range is



7.13 Field firmware update(FFU)

2018-03-27 To download a new firmware, the controller requires instruction sequence following JEDEC standard. Longsys eMMC only supports Manual mode (MODE_OPERATION_CODES is not supported). For more details, refer to the App note.

Longsys eMMC (FSEWASLG-xxG) Field F/W update flow - CMD sequence

	g-,- cc (. c=c=c	mac) iiida i / ii upuudeiiida			
	Operation	СМО	Remark		
	Set block length 512B	CMD16, arg: 0x00000200			
	Enter FFU mode	CMD6, arg : 0x031E0100			
	Send FW to	CMD25, arg : 0x00000000	Sending CMD25 is followed by sending FW data ,The		
	device(Download)		whole data should be sent by one CMD25		
	CMD12 : Stop	CMD12, arg : 0x00000000			
	CMD6 : Exit FFU mode	CMD6, arg: 0x031E0000			
	HW Reset/Power cycle		CMD0 Reset is not support		
2018	Re-Init to trans state	CMD0, CMD1			
c .70			Check EXT_CSD[26] : FFU_SUCCESS		
	Check if FFU is succeeded	CMD8, arg: 0x00000000	If FFU_SUCCESS is 0, FFU is succeeded, otherwise FFU is		
			failed.		
			Do not verify data with CMD17/CMD18 while FFU mode.		

SUPPORTED_MODE[493] (Read Only)

BIT[0]: '0' FFU is not supported by the device.

'1' FFU is supported by the device.

BIT[1]: '0' Vendor specific mode (VSM) is not supported by the device.

'1' Vendor specific mode is supported by the device.

Bit		Field	Supportability			
Bit[7:2]		Reserved	-			
Bit[1]		VSM	Not support	LABO		
Bit[0]		FFU	Support	F91		
FFU_FEATURE[492] (Read Only)						
BIT[0]: '0' Device does not support MODE_OPERATION_CODES field (Manual mode)						
'1' Device supports MODE_OPERATION_CODES field (Auto mode)						
Di+		Eiold	Supportability			

FFU_FEATURE[492] (Read Only)

Bit	Field	Supportability
Bit[7:1]	Reserved	<u>-</u>
Bit[0]	SUPPORTED_MODE_OPERATION_CODES	Not support

FFU_ARG[490-487] (Read Only)

Using this field the device reports to the host which value the host should set as an argument for read and write commands in FFU mode. FW_CONFIG[169] (R/W)
BIT[0]: Update dieah

0x0: FW updates enabled.

5D22^{0x}

0x1 : FW update disabled perman	ently	2018-03-27		
Bit	Field	Supportability		
Bit[7:1]	Reserved	-		
Bit[0]	Update disable	FW updates enabled (0x0)		
FFU_STATUS[26] (R/W/E_P) Using this field the device reports to the host the state of FFU process				

FFU STATUS[26] (R/W/E P)

Using this field the device reports to the host the state of FFU process

	Value	Description
	0x13 ~ 0xFF	Reserved
	0x12	Error in downloading Firmware
01	0x11	Firmware install error
03-4,	0x10	General error
018	0x01 ~ 0x0F	Reserved
	0x00	Success

OPERATION_CODES_TIMEOUT[491](Read Only)

Maximum timeout for the SWITCH command when setting a value to the MODE_OPERATION_CODES field. The register is set to '0', because the controller doesn't support MODE_OPERATION_CODES.

Value	Description	Timeout value
0x01 ~ 0x17	MODE_OPERATION_CODES_TIMEOUT = 100us x	(Not defined)
	2OPERATION_CODES_TIMEOUT	
0x18 ~ 0xFF	Reserved	-

MODE_OPERATION_CODES[29] (W/E_P)


MODE_OPERATION_CODES[29] (W/E_P)	NABC			
The host sets the operation to be performed at the selected mode, in case MODE_CONFIGS is set to				
FFU_MODE,MODE_OPERATION_CODES could have the following values :				
Value	Description			
0x01	FFU_INSTALL			
0x02	FFU_ABORT			
0x00, others	Reserved			

7.14 S.M.A.R.T. Health Report

S.M.A.R.T. is a monitoring system that detects and reports on various indicators of eMMC reliability(Including original bad blocks, increased bad blocks, power-up number, power-loss counts and etc), with the intent of enabling the anticipation of hardware failures. We may be able to use recorded S.M.A.R.T. data to discover where the faults lie, ensure how to solve the problems and prevent them eMMC description of the second from recurring in future eMMC designs (For details, please refer to app note).

332

8. Package Dimension




11.5mm x 13.0mm x 1.0mm Package Dimension

9 Connection Guide

9.1 Schematic Diagram

- > Coupling capacitor should be connected with VCC/VCCQ and VSS as closely as possible.
- \succ The resistance on the CLK line is highly recommended (0Ω by default). 0Ω~100Ω is also available.
- ▶ LONGSYS recommends to separate VCC and VCCQ power.
- > VDDi Capacitor is min 0.1uF.
- > LONGSYS recommends lay the VSS between the CLK and the Data lines.



The resistance on the CLK line is highly recommended (0 Ω by default)

e CLK line 2017
5D2200CACF9A4BCF

It is recommended to follow the instructions of Moisture Sensitivity Level 3.

In the case of Pre-burn before SMT, It is highly recommended to ""

eMMC, please contact your and the sense of the sense In the case of Pre-burn before SMT, It is highly recommended to limit the size of data pre-burned to the

- The amount of data pre-burned (data written before SMT) is limited, it should be managed
- Maximum size for the data-written to IDA.

Part Number	Size limited for Pre-burned Data
FSEWASLG-32G	9.5GB
FSEWASLG-64G	19GB
FSEWASLG-128G	38GB

F 2018-03-27

多D2200CACF9A4BC

多D2200CACF9A4BCF 2018-03-27 5D2200CACF9A4BCF