

# 1. Description

# 1.1. Project

Project Name	STM32F777NIHx
Board Name	custom
Generated with:	STM32CubeMX 6.2.1
Date	04/11/2021


# 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x7
MCU name	STM32F777NIHx
MCU Package	TFBGA216
MCU Pin number	216

# 1.3. Core(s) information

Core(s)	Arm Cortex-M7

# 2. Pinout Configuration



TFBGA216 (Top view - Rotated +90°)

# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
TFBGA216	(function after reset)		Function(s)	
A4	PG14	I/O	ETH_TXD1	MII_TXD1
A5	PE1 *	I/O	GPIO_Analog	TMPH4_PE1
A6	PE0 *	I/O	GPIO_Analog	TMPH4_PE0
A7	PB8	I/O	ETH_TXD3	MII_TXD3
A9	PB4	I/O	SYS_JTRST	JTAG_NTRST
A10	PB3	I/O	SYS_JTDO-SWO	JTAG_TDO_TRACE_SWO
A12	PC12 *	I/O	GPIO_Analog	TMPH1_PC12
A13	PA15	I/O	SYS_JTDI	JTAG_TDI
A14	PA14	I/O	SYS_JTCK-SWCLK	JTAG_TCK_SW_CLK
A15	PA13	I/O	SYS_JTMS-SWDIO	JTAG_TMS_SW_DIO
В3	PG13	I/O	ETH_TXD0	MII_TXD0
В7	PG15 *	I/O	GPIO_Analog	TMPH4_PG15
B8	PG11 *	I/O	GPIO_Output	USER_LED1
B12	PD0	I/O	UART4_RX	TMPH1_PD0_RXD4
B13	PC11 *	1/0	GPIO_Analog	TMPH1_PC11
B14	PC10 *	1/0	GPIO_Analog	TMPH1_PC10
B15	PA12	I/O	USB_OTG_FS_DP	USB_DEV_DP
C1	VBAT	Power		
C3	PI4 *	I/O	GPIO_Analog	TMPH4_PI4
C7	PG12 *	I/O	GPIO_Output	USER_LED2
C11	PD3 *	I/O	GPIO_Analog	TMPH1_PD3
C12	PD1	I/O	UART4_TX	TMPH1_PD1_TXD4
C13	PI3 *	I/O	GPIO_Analog	TMPH1_PI3
C14	PI2 *	I/O	GPIO_Analog	TMPH1_PI2
C15	PA11	I/O	USB_OTG_FS_DM	USB_DEV_DM
D2	PF0	I/O	I2C2_SDA	SDA2
D3	PI5	I/O	TIM8_CH1	TMPH4_PI5_PWM81
D4	PI7	I/O	TIM8_CH3	TMPH4_PI7_PWM83
D5	PI10	I/O	ETH_RX_ER	MII_RXER
D6	PI6	I/O	TIM8_CH2	TMPH4_PI6_PWM82
D11	PD4 *	I/O	GPIO_Analog	TMPH1_PD4
D12	PD2 *	I/O	GPIO_Analog	TMPH1_PD2
D13	PH15 *	I/O	GPIO_Output	CAN_M1
D14	PI1 *	I/O	GPIO_Analog	TMPH2_PI1
D15	PA10 *	I/O	GPIO_Analog	TMPH1_PA10
E1	PC14/OSC32_IN	I/O	RCC_OSC32_IN	OSC32K_IN

Pin Number	Pin Name	Pin Type	Alternate	Label
TFBGA216	(function after		Function(s)	
	reset)			
E2	PF1	I/O	I2C2_SCL	SCL2
E3	PI12 *	I/O	GPIO_Analog	TMPH4_PI12
E4	PI9 *	I/O	GPIO_Analog	TMPH1_PI9
E5	PDR_ON	Reset		
E6	BOOT0	Boot		
E7	VDD	Power		
E8	VDD	Power		
E9	VDDSDMMC	Power		
E10	VDD	Power		
E11	VCAP_2	Power		
E12	PH13	I/O	CAN1_TX	CAN_TX1
E13	PH14	I/O	CAN1_RX	CAN_RX1
E14	PI0 *	I/O	GPIO_Analog	TMPH2_PI0
E15	PA9 *	I/O	GPIO_Analog	TMPH2_PA9
F1	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
F2	VSS	Power		
F4	VDD	Power		
F5	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F11	VDD	Power		
F14	PC9 *	I/O	GPIO_Output	CAN_M2
G1	PH0/OSC_IN	I/O	RCC_OSC_IN	OSC25M_IN
G2	PF2 *	I/O	GPIO_Analog	TMPH4_PF2
G3	PI13 *	I/O	GPIO_Analog	TMPH4_PI13
G4	PI15 *	I/O	GPIO_Analog	TMPH2_PI15
G5	VDD	Power		
G6	VSS	Power		
G10	VSS	Power		
G11	VDDUSB	Power		
G15	PC7 *	I/O	GPIO_Output	MII_NRST
H1	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
H2	PF3	I/O	GPIO_Analog, ADC3_IN9	TMPH4_PF3_ADC39
H3	PI14 *	I/O	GPIO_Analog	TMPH4_PI14
H5	VDD	Power		
H6	VSS	Power		


Pin Number	Pin Name	Pin Type	Alternate	Label
TFBGA216	(function after		Function(s)	
	reset)			
H10	VSS	Power		
H11	VDD	Power		
H14	PG8 *	I/O	GPIO_Analog	TMPH2_PG8
H15	PC6	I/O	GPIO_EXTI6	MII_INTRP
J1	NRST	Reset	0110_EXTID	WIII_IIVVV
J2	PF4	I/O	GPIO_Analog, ADC3_IN14	TMPH2_PF4_ADC314
J3	PH5	I/O	SPI5_NSS	TMPH2_PH5_NSS5
J4	PH3 *	I/O	GPIO_Analog	TMPH2_PH3
J5	VDD	Power		
J6	VSS	Power		
J10	VSS	Power		
J11	VDD	Power		
K3	PF5	I/O	GPIO_Analog, ADC3_IN15	TMPH2_PF5_ADC315
K4	PH2 *	I/O	GPIO_Analog	TMPH3_PH2
K5	VDD	Power		
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K11	VDD	Power		
K13	PD15 *	I/O	GPIO_Analog	TMPH2_PD15
K14	PB13	I/O	CAN2_TX	CAN_TX2
K15	PD10 *	I/O	GPIO_Analog	TMPH2_PD10
L4	PC3	I/O	ETH_TX_CLK	MII_TXC
L5	BYPASS_REG	Reset		
L6	VSS	Power		
L7	VDD	Power		
L8	VDD	Power		
L9	VDD	Power		
L10	VDD	Power		
L11	VCAP_1	Power		
L12	PD14 *	I/O	GPIO_Analog	TMPH2_PD14
L13	PB12	I/O	CAN2_RX	CAN_RX2
M1	VSSA	Power		
M2	PC0 *	I/O	GPIO_Output	NC_USB_HOST_VBUS
M3	PC1	I/O	ETH_MDC	MII_MDC
M4	PC2	I/O	ETH_TXD2	MII_TXD2
M6	PF12 *	I/O	GPIO_Analog	TMPH5_PF12

Pin Number	Pin Name	Pin Type	Alternate	Label
TFBGA216	(function after		Function(s)	
	reset)			
M7	PG1 *	I/O	GPIO_Analog	TMPH5_PG1
M8	PF15	I/O	I2C4_SDA	TMPH5_PF15_SDA4
M11	PD13	I/O	LPTIM1_OUT	NC_LPTIM1
M12	PG3 *	I/O	GPIO_Analog	TMPH3_PG3
M13	PG2 *	I/O	GPIO_Analog	TMPH3_PG2
M15	PH12 *	I/O	GPIO_Analog	TMPH3_PH12
N1	VREF-	Power		
N2	PA1	I/O	ETH_RX_CLK	MII_RXC
N3	PA0/WKUP	I/O	ETH_CRS	MII_CRS
N4	PA4	I/O	DAC_OUT1	NC_DAC1
N5	PC4	I/O	ETH_RXD0	MII_RXD0
N6	PF13 *	I/O	GPIO_Analog	TMPH5_PF13
N7	PG0 *	I/O	GPIO_Analog	TMPH5_PG0
N9	PE8	I/O	UART7_TX	UART_TXD7
N11	PG5 *	I/O	GPIO_Analog	TMPH3_PG5
N12	PG4 *	I/O	GPIO_Analog	TMPH3_PG4
N13	PH7	I/O	SPI5_MISO	TMPH3_PH7_MISO5
N14	PH9 *	I/O	GPIO_Analog	TMPH3_PH9
N15	PH11 *	I/O	GPIO_Analog	TMPH3_PH11
P1	VREF+	Power		
P2	PA2	I/O	ETH_MDIO	MII_MDIO
P4	PA5	I/O	DAC_OUT2	NC_DAC2
P5	PC5	I/O	ETH_RXD1	MII_RXD1
P6	PF14	I/O	I2C4_SCL	TMPH5_PF14_SCL4
P8	PF11	I/O	SPI5_MOSI	TMPH5_PF11_MOSI5
P9	PE9	I/O	UART7_RTS	UART_RTS7
P10	PE11 *	I/O	GPIO_Analog	TMPH5_PE11
P11	PE14 *	I/O	GPIO_Analog	TMPH5_PE14
P13	PH6	I/O	SPI5_SCK	TMPH3_PH6_SCK5
P14	PH8 *	I/O	GPIO_Analog	TMPH3_PH8
P15	PH10 *	I/O	GPIO_Analog	TMPH3_PH10
R1	VDDA	Power		
R2	PA3	I/O	ETH_COL	MII_COL
R3	PA7	I/O	ETH_RX_DV	MII_RXDV
R4	PB1	I/O	ETH_RXD3	MII_RXD3
R5	PB0	I/O	ETH_RXD2	MII_RXD2
R8	PE7	I/O	UART7_RX	UART_RXD7
R9	PE10	I/O	UART7_CTS	UART_CTS7
R10	PE12 *	I/O	GPIO_Analog	TMPH5_PE12
R10	PE12 *	I/O	GPIO_Analog	TMPH5_PE12

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
R11	PE15 *	I/O	GPIO_Analog	TMPH5_PE15
R12	PE13 *	I/O	GPIO_Analog	TMPH5_PE13
R13	PB11	I/O	ETH_TX_EN	MII_TXEN
R14	PB14	I/O	USB_OTG_HS_DM	USB_HOST_DM
R15	PB15	I/O	USB_OTG_HS_DP	USB_HOST_DP

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

# 5.1. Project Settings

Name	Value
Project Name	STM32F777NIHx
Project Folder	/home/slz/EmbedTools/STM32CubeMX/tiac_magpie
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

# 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	Yes
consumption)	
Enable Full Assert	Yes

# 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_CAN1_Init	CAN1
5	MX_CAN2_Init	CAN2
6	MX_I2C2_Init	I2C2
7	MX_UART7_Init	UART7
8	MX_I2C4_Init	I2C4
9	MX_SPI5_Init	SPI5
10	MX_ADC3_Init	ADC3
11	MX_IWDG_Init	IWDG

Rank	Function Name	Peripheral Instance Name
12	MX_TIM8_Init	TIM8
13	MX_CRC_Init	CRC
14	MX_CRYP_Init	CRYP
15	MX_HASH_Init	HASH
16	MX_RNG_Init	RNG
17	MX_RTC_Init	RTC
18	MX_FATFS_Init	FATFS
19	MX_LWIP_Init	LWIP
20	MX_MBEDTLS_Init	MBEDTLS
21	MX_USB_DEVICE_Init	USB_DEVICE
22	MX_USB_HOST_Init	USB_HOST
23	MX_DAC_Init	DAC
24	MX_LPTIM1_Init	LPTIM1
25	MX_UART4_Init	UART4

# 6. Power Consumption Calculator report

# 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x7
MCU	STM32F777NIHx
Datasheet	DS11243_Rev4

# 6.2. Parameter Selection

Temperature	25
Vdd	3.3

# 6.3. Battery Selection

Battery	Alkaline(9V)	
Capacity	625.0 mAh	
Self Discharge	0.3 %/month	
Nominal Voltage	9.0 V	
Max Cont Current	200.0 mA	
Max Pulse Current	0.0 mA	
Cells in series	1	
Cells in parallel	1	


# 6.4. Sequence

	1	
Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	ICTM FLASH-SingleBank REGON	n/a
CPU Frequency	216 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	118 mA	130 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	462.0	0.0
Ta Max	93.71	104.99
Category	In DS Table	In DS Table

# 6.5. Results

Sequence Time	1 ms	Average Current	11.92 mA
Battery Life	2 days, 4 hours	Average DMIPS	462.24005
			DMIPS

# 6.6. Chart



# 7. Peripherals and Middlewares Configuration

7.1. ADC3 mode: IN9 mode: IN14 mode: IN15

7.1.1. Parameter Settings:

#### ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None
Rank 1

Channel 9
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. CAN1

mode: Activated

7.2.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 4 \*

Time Quantum 74.07407407407408 \*

Time Quanta in Bit Segment 1 7 Times \*
Time Quanta in Bit Segment 2 7 Times \*

Time for one Bit 1111.11 \*

Baud Rate 900000 \*

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

Disable

Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.3. CAN2

mode: Activated

## 7.3.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 4 \*

Time Quantum 74.07407407407408 \*

Time Quanta in Bit Segment 1 7 Times \*

Time Quanta in Bit Segment 2 7 Times \*

Time for one Bit 1111.11 \*

Baud Rate 900000 \*

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

Disable

Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.4. CRC

mode: Activated

## 7.4.1. Parameter Settings:

**Basic Parameters:** 

Default Polynomial State Enable

Default Init Value State Enable

**Advanced Parameters:** 

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

## **7.5. CRYP**

mode: Activated

## 7.5.1. Parameter Settings:

Algorithm:

Data encryption algorithm AES ECB \*

Parameters:

Data type 32b(no swapping)

Key size 128b

Encryption/Decryption key 00000000 00000000 00000000 00000000

Data width unit Word

7.6. DAC

mode: OUT1 Configuration mode: OUT2 Configuration 7.6.1. Parameter Settings:

**DAC Out1 Settings:** 

Output Buffer Enable
Trigger None

**DAC Out2 Settings:** 

Output Buffer Enable
Trigger None

7.7. ETH

Mode: MII

mode: Activate Rx Err signal

7.7.1. Parameter Settings:

**Advanced: Ethernet Media Configuration:** 

**Auto Negotiation** Enabled Speed 100 MBits/s **Duplex Mode** Full Duplex

**General: Ethernet Configuration:** 

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 7 \*

**Ethernet Basic Configuration:** 

Rx Mode Interrupt Mode By hardware TX IP Header Checksum Computation

#### 7.7.2. Advanced Parameters:

#### **External PHY Configuration:**

PHY user PHY \*

PHY Address Value 7

KSZ8081 \*

PHY Reset delay these values are based on a 1 ms

Systick interrupt

0x000000FF \*

0x0000FFFF \*

PHY Configuration delay 0x00000FFF \* PHY Read TimeOut 0x0000FFFF \* PHY Write TimeOut

**Common: External PHY Configuration:** 

Transceiver Basic Control Register 0x00 \*

Transceiver Basic Status Register 0x01 \*

**PHY Reset** 0x8000 \*

Select loop-back mode 0x4000 \*

Set the full-duplex mode at 100 Mb/s 0x2100 \*

Set the half-duplex mode at 100 Mb/s 0x2000 \*

Set the full-duplex mode at 10 Mb/s 0x0100 \*

Set the half-duplex mode at 10 Mb/s

0x0000 \*

Enable auto-negotiation function

Restart auto-negotiation function

Select the power down mode

Ox0800 \*

Isolate PHY from MII

Ox0400 \*

Auto-Negotiation process completed

Ox0020 \*

Valid link established

Ox0004 \*

Jabber condition detected

#### **Extended: External PHY Configuration:**

PHY special control/status register Offset

Ox1F \*

PHY Speed mask

Ox0004 \*

PHY Duplex mask

Ox0010 \*

#### **7.8. HASH**

## mode: Activated

# 7.8.1. Parameter Settings:

#### Algorithm:

Secure hash algorithm type HMAC SHA224 \*

Parameters:

Hash data type in bit 32
pKey input type HEXA
pKey user input 00

7.9. I2C2 I2C: I2C

## 7.9.1. Parameter Settings:

## **Timing configuration:**

I2C Speed Mode Fast Mode \*

I2C Speed Frequency (KHz)400Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing **0x6000030D** \*

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.10. I2C4 I2C: I2C

## 7.10.1. Parameter Settings:

#### Timing configuration:

I2C Speed Mode Fast Mode \*

I2C Speed Frequency (KHz)400Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x6000030D \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

#### 7.11. IWDG

#### mode: Activated

# 7.11.1. Parameter Settings:

#### **Watchdog Clocking:**

 IWDG counter clock prescaler
 4

 IWDG window value
 4095

 IWDG down-counter reload value
 4095

7.12. LPTIM1

Mode: Counts internal clock events

mode: Waveform Generation

7.12.1. Parameter Settings:

Clock:

Clock Prescaler Div1

Preload:

Update Mode Update Immediate

Trigger:

Trigger Source

RTC Alarm A \*

Active Edge

Sample Time

RTC Alarm A \*

Direct Transition

**Output:** 

Output Polarity Output Polarity High

7.13. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.13.1. Parameter Settings:

**System Parameters:** 

VDD voltage (V) 3.3

Flash Latency(WS) 7 WS (8 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

LSE Drive Capability

LSE oscillator low drive capability

**Power Parameters:** 

Power Over Drive Enabled

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

#### 7.14. RNG

mode: Activated

## 7.15. RTC

mode: Activate Clock Source

mode: Activate Calendar
Alarm A: Internal Alarm A
7.15.1. Parameter Settings:

#### General:

Hour Format Hourformat 24

Asynchronous Predivider value 127 Synchronous Predivider value 255

#### **Calendar Time:**

Data Format BCD data format

 Hours
 0

 Minutes
 0

 Seconds
 0

Day Light Saving: value of hour adjustment Daylightsaving None Store Operation Storeoperation Reset

#### **Calendar Date:**

Week Day

Month

Date

1

Year

Friday \*

January

0

#### Alarm A:

Hours 0
Minutes 0
Seconds 0
Sub Seconds 0

Alarm Mask Date Week day

Alarm Mask Hours

Disable

Alarm Mask Minutes

Disable

Alarm Mask Seconds

Disable

Alarm Sub Second Mask

All Alarm SS fields are masked.

Alarm Date Week Day Sel

Alarm Week Day

Sunday \*

7.16. SPI5

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

7.16.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola

Data Size 8 Bits \*

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 54.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Output Hardware

7.17. SYS

Debug: JTAG (5 pins)

Timebase Source: SysTick

7.18. TIM8

Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3

7.18.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 65535

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

- Digital Input- DFSDMDisable

**Break And Dead Time management - BRK2 Configuration:** 

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

**BRK2 Sources Configuration** 

- Digital Input- DFSDMDisable

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

**PWM Generation Channel 1:** 

Mode PWM mode 1
Pulse (16 bits value) 32767 \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

**PWM Generation Channel 2:** 

Mode PWM mode 1
Pulse (16 bits value) 32767 \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

**PWM Generation Channel 3:** 

Mode PWM mode 1
Pulse (16 bits value) 32767 \*
Output compare preload Enable

Fast Mode Disable
CH Polarity High
CH Idle State Reset

#### 7.19. UART4

## **Mode: Asynchronous**

## 7.19.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

#### **Advanced Features:**

Disable Auto Baudrate Disable TX Pin Active Level Inversion **RX Pin Active Level Inversion** Disable Data Inversion Disable TX and RX Pins Swapping Disable Overrun Enable DMA on RX Error Enable MSB First Disable

#### 7.20. UART7

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

## 7.20.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable **Data Inversion** Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

7.21. USB\_OTG\_FS

Mode: Device\_Only

7.21.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Low power Disabled
Link Power Management Disabled
VBUS sensing Disabled
Signal start of frame Enabled \*

7.22. USB\_OTG\_HS

Internal FS Phy: Host\_Only

7.22.1. Parameter Settings:

Speed Host Full Speed 12MBit/s

Enable internal IP DMA

Physical interface

Internal Phy

Signal start of frame

Enabled \*

Enabled \*

7.23. FATFS

mode: USB Disk

## 7.23.1. Set Defines:

#### Version:

FATFS version R0.12c

#### **Function Parameters:**

FS\_READONLY (Read-only mode) Disabled
FS\_MINIMIZE (Minimization level) Disabled

USE\_STRFUNC (String functions) Enabled with LF -> CRLF conversion

USE\_FIND (Find functions)

USE\_MKFS (Make filesystem function)

USE\_FASTSEEK (Fast seek function)

USE\_EXPAND (Use f\_expand function)

USE\_CHMOD (Change attributes function)

USE\_LABEL (Volume label functions)

Disabled

USE\_FORWARD (Forward function)

Disabled

#### **Locale and Namespace Parameters:**

CODE\_PAGE (Code page on target)

USE\_LFN (Use Long Filename)

MAX\_LFN (Max Long Filename)

Latin 1

Disabled

MAX\_LFN (Max Long Filename)

255

LFN\_UNICODE (Enable Unicode)

STRF\_ENCODE (Character encoding)

UTF-8

FS\_RPATH (Relative Path)

Disabled

#### **Physical Drive Parameters:**

VOLUMES (Logical drives) 1

MAX\_SS (Maximum Sector Size) 512

MIN\_SS (Minimum Sector Size) 512

MULTI\_PARTITION (Volume partitions feature) Disabled

USE\_TRIM (Erase feature) Disabled

FS\_NOFSINFO (Force full FAT scan) 0

## **System Parameters:**

FS\_TINY (Tiny mode) Disabled
FS\_EXFAT (Support of exFAT file system) Disabled

FS\_NORTC (Timestamp feature) Dynamic timestamp

FS\_REENTRANT (Re-Entrancy) Enabled
FS\_TIMEOUT (Timeout ticks) 1000
USE\_MUTEX Disabled

SYNC\_t (O/S sync object) osSemaphoreId\_t

FS\_LOCK (Number of files opened simultaneously) 2

# 7.23.2. Advanced Settings:

**USBH:** 

**USBH** instance USB Host MSC HS

Use dma template Enabled

7.24. FREERTOS

Interface: CMSIS\_V2

7.24.1. Config parameters:

API:

FreeRTOS API CMSIS v2

Versions:

FreeRTOS version 10.2.1 CMSIS-RTOS version 2.00

MPU/FPU:

Disabled ENABLE\_MPU ENABLE\_FPU Enabled \*

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000 56 MAX\_PRIORITIES MINIMAL\_STACK\_SIZE 128 MAX\_TASK\_NAME\_LEN 16 USE\_16\_BIT\_TICKS Disabled IDLE\_SHOULD\_YIELD Enabled USE\_MUTEXES Enabled Enabled USE\_RECURSIVE\_MUTEXES

USE\_COUNTING\_SEMAPHORES Enabled QUEUE\_REGISTRY\_SIZE 8

Disabled

USE\_APPLICATION\_TASK\_TAG ENABLE\_BACKWARD\_COMPATIBILITY Enabled USE\_PORT\_OPTIMISED\_TASK\_SELECTION Disabled Disabled USE\_TICKLESS\_IDLE USE\_TASK\_NOTIFICATIONS Enabled RECORD\_STACK\_HIGH\_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 15360 Memory Management scheme heap\_4

Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Enabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

Software timer definitions:

USE\_TIMERS Enabled
TIMER\_TASK\_PRIORITY 2
TIMER\_QUEUE\_LENGTH 10

TIMER\_TASK\_STACK\_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

Added with 10.2.1 support:

MESSAGE\_BUFFER\_LENGTH\_TYPE size\_t

USE\_POSIX\_ERRNO Enabled \*

#### 7.24.2. Include parameters:

### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled Enabled vTaskDelete Disabled vTaskCleanUpResources Enabled vTaskSuspend vTaskDelayUntil Enabled Enabled vTaskDelay xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled Enabled xQueueGetMutexHolder xSemaphoreGetMutexHolder Disabled Disabled pcTaskGetTaskName

Enabled uxTaskGetStackHighWaterMark Disabled xTaskGetCurrentTaskHandle Enabled eTaskGetState xEventGroupSetBitFromISR Disabled Enabled xTimerPendFunctionCall Disabled xTaskAbortDelay Disabled xTaskGetHandle Disabled ux Task Get Stack High Water Mark 2

## 7.24.3. Advanced settings:

#### Newlib settings (see parameter description first):

USE\_NEWLIB\_REENTRANT Disable

#### Project settings (see parameter description first):

Use FW pack heap file Enabled

#### 7.25. LWIP

#### mode: Enabled

Advanced parameters are not listed except if modified by user.

## 7.25.1. General Settings:

#### **LwIP Version:**

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.1.2

#### **IPv4 - DHCP Options:**

LWIP\_DHCP (DHCP Module) Enabled

#### **RTOS Dependency:**

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*)

CMSIS\_VERSION (CMSIS API Version used)

Enabled

CMSIS\_VERSION (CMSIS API Version used)

#### **MBEDTLS Dependency:**

WITH\_MBEDTLS (Use MBEDTLS \*\* CubeMX specific \*\*)

Enabled

#### **Protocols Options:**

 LWIP\_ICMP (ICMP Module Activation)
 Enabled

 LWIP\_IGMP (IGMP Module)
 Enabled \*

 LWIP\_DNS (DNS Module)
 Enabled

 LWIP\_UDP (UDP Module)
 Enabled

 MEMP\_NUM\_UDP\_PCB (Number of UDP Connections)
 4

 LWIP\_TCP (TCP Module)
 Enabled

MEMP\_NUM\_TCP\_PCB (Number of TCP Connections) 5

# 7.25.2. Key Options:

Infrastructure - OS Awarness Option:	
NO_SYS (OS Awarness)	OS Used
Infrastructure - Timers Options:	
LWIP_TIMERS (Use Support For sys_timeout)	Enabled
Infrastructure - Core Locking and MPU Options:	
SYS_LIGHTWEIGHT_PROT (Memory Functions Protection)	Enabled
Infrastructure - Heap and Memory Pools Options:	
MEM_SIZE (Heap Memory Size)	1600
Infrastructure - Internal Memory Pool Sizes:	
MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs)	16
MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks)	4
MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections)	8
MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued)	16
MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List)	1
Pbuf Options:	
PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool)	16
PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool)	592
IPv4 - ARP Options:	
LWIP_ARP (ARP Functionality)	Enabled
Callback - TCP Options:	
TCP_TTL (Number of Time-To-Live Used by TCP Packets)	255
TCP_WND (TCP Receive Window Maximum Size)	2144
TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets)	Enabled
LWIP_TCP_SACK_OUT (Allow Sending Selective Acknowledgements)	Disabled
TCP_MSS (Maximum Segment Size)	536
TCP_SND_BUF (TCP Sender Buffer Space)	1072
TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender)	9
Network Interfaces Options:	
LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes)	Disabled
LWIP_NETIF_EXT_STATUS_CALLBACK (Extended Callback Function for several netif)	Disabled
LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes)	Enabled
NETIF - Loopback Interface Options:	
LWIP_NETIF_LOOPBACK (NETIF Loopback)	Disabled
Infrastructure - Threading Options:	
TCPIP_THREAD_NAME (TCPIP Thread Name)	"tcpip_thread
TCPIP_THREAD_STACKSIZE (TCPIP Thread Stack Size)	1024
TCPIP_THREAD_PRIO (TCPIP Thread Priority Level)	24

TODIO AIDOV OUT (TODIO A III OLI)	
TCPIP_MBOX_SIZE (TCPIP Mailbox Size)	6
DEFAULT_THREAD_NAME (Default LwIP Thread Name)	"lwIP"
DEFAULT_THREAD_STACKSIZE (Default LwIP Thread Stack Size)	1024
DEFAULT_THREAD_PRIO (Default LwIP Thread Priority Level)	3
DEFAULT_RAW_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN Raw)	0
DEFAULT_TCP_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN TCP)	6
DEFAULT_ACCEPTMBOX_SIZE (Default Mailbox Size for Incoming Connections)	6
Thread Safe APIs - Netconn Options:	
LWIP_NETCONN (NETCONN API)	Enabled
Thread Safe APIs - Socket Options:	
LWIP_SOCKET (Socket API)	Enabled
LWIP_COMPAT_SOCKETS (BSD-style Socket Functions Names)	1
LWIP_SOCKET_OFFSET (Socket Offset Number)	0
LWIP_SOCKET_SELECT (Select for Socket)	Enabled
LWIP_SOCKET_POLL (Poll for Socket)	Enabled
7.25.3. PPP:	
1.20.0.1111	
DDD Ontions	
PPP Options:	D: III I
PPP_SUPPORT (PPP Module)	Disabled
7.25.4. IPv6:	
7.25.4. IPv6:	
IPv6 Options:	Enabled *
	Enabled *
IPv6 Options:	Enabled *
IPv6 Options:	Enabled *
IPv6 Options: LWIP_IPv6 (IPv6 Protocol)	Enabled *
IPv6 Options: LWIP_IPV6 (IPv6 Protocol)  7.25.5. HTTPD:	Enabled *
IPv6 Options: LWIP_IPv6 (IPv6 Protocol)  7.25.5. HTTPD: HTTPD Options:	
IPv6 Options: LWIP_IPV6 (IPv6 Protocol)  7.25.5. HTTPD:	Enabled *
IPv6 Options:  LWIP_IPv6 (IPv6 Protocol)  7.25.5. HTTPD:  HTTPD Options:  LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)	
IPv6 Options: LWIP_IPv6 (IPv6 Protocol)  7.25.5. HTTPD: HTTPD Options:	
IPv6 Options:  LWIP_IPv6 (IPv6 Protocol)  7.25.5. HTTPD:  HTTPD Options:  LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)	
IPv6 Options:  LWIP_IPv6 (IPv6 Protocol)  7.25.5. HTTPD:  HTTPD Options:  LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)	
IPv6 Options:  LWIP_IPV6 (IPv6 Protocol)  7.25.5. HTTPD:  HTTPD Options:  LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)  7.25.6. SNMP:	Enabled *
IPv6 Options:  LWIP_IPV6 (IPv6 Protocol)  7.25.5. HTTPD:  HTTPD Options:  LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)  7.25.6. SNMP:  SNMP Options:	

7.25.7. SNTP/SMTP:

**SNTP Options:** 

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*)

Enabled \*

**SMTP Options:** 

LWIP\_SMTP (LWIP SMTP Support \*\* CubeMX specific \*\*)

Enabled \*

7.25.8. MDNS/TFTP:

**MDNS Options:** 

LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*)

Enabled \*

**TFTP Options:** 

LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*)

Enabled \*

7.25.9. Perf/Checks:

**Sanity Checks:** 

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks)

Disabled

LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks)

Disabled

**Performance Options:** 

LWIP\_PERF (Performace Testing for LwIP)

Enabled \*

7.25.10. Statistics:

**Debug - Statistics Options:** 

LWIP\_STATS (Statistics Collection) Enabled

7.25.11. Checksum:

**Infrastructure - Checksum Options:** 

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*) Enabled Disabled LWIP\_CHECKSUM\_CTRL\_PER\_NETIF (Generate/Check Checksum per Netif) CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Disabled CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled Disabled CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Disabled CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled CHECKSUM\_GEN\_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets)

CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets)

Disabled

CHECKSUM\_CHECK\_ICMP (Generate Software Checksum for Incoming ICMP Packets)

Disabled

CHECKSUM\_CHECK\_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)

Disabled

## 7.25.12. Debug:

### **LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level)

All

#### **7.26. MBEDTLS**

mode: Enabled

## 7.26.1. Version and modes:

Version:

MBEDTLS version 2.16.2

TCP/IP stack:

TCP/IP stack LWIP

RNG dependency:

RNG IP HW RNG

Modes:

MBEDTLS\_SSL\_CLI\_C Defined MBEDTLS\_SSL\_SRV\_C Defined

## 7.26.2. Feature support:

#### **System support:**

MBEDTLS\_HAVE\_ASM Defined
MBEDTLS\_NO\_UDBL\_DIVISION Defined
MBEDTLS\_HAVE\_TIME Defined
MBEDTLS\_HAVE\_TIME\_DATE Defined

General:

MBEDTLS\_ECP\_NIST\_OPTIMDefinedMBEDTLS\_ECDSA\_DETERMINISTICDefinedMBEDTLS\_PK\_PARSE\_EC\_EXTENDEDDefinedMBEDTLS\_ERROR\_STRERROR\_DUMMYDefinedMBEDTLS\_GENPRIMEDefinedMBEDTLS\_NO\_PLATFORM\_ENTROPYDefinedMBEDTLS\_PK\_RSA\_ALT\_SUPPORTDefined

MBEDTLS_PKCS1_V15	Defined
MBEDTLS_PKCS1_V21	Defined
MBEDTLS_SELF_TEST	Defined
MBEDTLS_VERSION_FEATURES	Defined
Ciphering:	
MBEDTLS_CIPHER_MODE_CBC	Defined
MBEDTLS_CIPHER_MODE_CFB	Defined
MBEDTLS_CIPHER_MODE_CTR	Defined
MBEDTLS_CIPHER_MODE_OFB	Defined
MBEDTLS_CIPHER_MODE_XTS	Defined
MBEDTLS_CIPHER_PADDING_PKCS7	Defined
MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS	Defined
MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN	Defined
MBEDTLS_CIPHER_PADDING_ZEROS	Defined
MBEDTLS_REMOVE_ARC4_CIPHERSUITES	Defined
MBEDTLS_REMOVE_3DES_CIPHERSUITES	Defined
Elliptic curves:	
MBEDTLS_ECP_DP_SECP192R1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP224R1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP256R1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP384R1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP521R1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP192K1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP224K1_ENABLED	Defined
MBEDTLS_ECP_DP_SECP256K1_ENABLED	Defined
MBEDTLS_ECP_DP_BP256R1_ENABLED	Defined
MBEDTLS_ECP_DP_BP384R1_ENABLED	Defined
MBEDTLS_ECP_DP_BP512R1_ENABLED	Defined
MBEDTLS_ECP_DP_CURVE25519_ENABLED	Defined
MBEDTLS_ECP_DP_CURVE448_ENABLED	Defined
Key exchange:	
MBEDTLS_KEY_EXCHANGE_PSK_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_RSA_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED	Defined
MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED	Defined
SSL:	
MBEDTLS_SSL_ALL_ALERT_MESSAGES	Defined
MBEDTLS_SSL_ENCRYPT_THEN_MAC	Defined

MBEDTLS_SSL_EXTENDED_MASTER_SECRET	Defined
MBEDTLS_SSL_FALLBACK_SCSV	Defined
MBEDTLS_SSL_CBC_RECORD_SPLITTING	Defined
MBEDTLS_SSL_RENEGOTIATION	Defined
MBEDTLS_SSL_PROTO_TLS1	Defined
MBEDTLS_SSL_PROTO_TLS1_1	Defined
MBEDTLS_SSL_PROTO_DTLS	Defined
MBEDTLS_SSL_ALPN	Defined
MBEDTLS_SSL_DTLS_ANTI_REPLAY	Defined
MBEDTLS_SSL_DTLS_HELLO_VERIFY	Defined
MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE	Defined
MBEDTLS_SSL_DTLS_BADMAC_LIMIT	Defined
MBEDTLS_SSL_SESSION_TICKETS	Defined
MBEDTLS_SSL_EXPORT_KEYS	Defined
MBEDTLS_SSL_SERVER_NAME_INDICATION	Defined
MBEDTLS_SSL_TRUNCATED_HMAC	Defined
X509:	
MBEDTLS_X509_CHECK_KEY_USAGE	Defined
MBEDTLS_X509_CHECK_EXTENDED_KEY_USAGE	Defined
MBEDTLS_X509_RSASSA_PSS_SUPPORT	Defined

# 7.26.3. Alternate implementation:

# 7.26.4. Modules:

## General:

MBEDTLS_AESNI_C	Defined
MBEDTLS_AES_C	Defined
MBEDTLS_ARC4_C	Defined
MBEDTLS_ASN1_PARSE_C	Defined
MBEDTLS_ASN1_WRITE_C	Defined
MBEDTLS_BASE64_C	Defined
MBEDTLS_BIGNUM_C	Defined
MBEDTLS_BLOWFISH_C	Defined
MBEDTLS_CAMELLIA_C	Defined
MBEDTLS_CCM_C	Defined
MBEDTLS_CERTS_C	Defined
MBEDTLS_CIPHER_C	Defined
MBEDTLS_CHACHA20_C	Defined
MBEDTLS_CHACHAPOLY_C	Defined

MBEDTLS_CTR_DRBG_C	Defined
MBEDTLS_DES_C	Defined
MBEDTLS_DHM_C	Defined
MBEDTLS_ECDH_C	Defined
MBEDTLS_ECDSA_C	Defined
MBEDTLS_ECP_C	Defined
MBEDTLS_ENTROPY_C	Defined
MBEDTLS_ERROR_C	Defined
MBEDTLS_GCM_C	Defined
MBEDTLS_HKDF_C	Defined
MBEDTLS_HMAC_DRBG_C	Defined
MBEDTLS_MD_C	Defined
MBEDTLS_MD5_C	Defined
MBEDTLS_NET_C	Defined
MBEDTLS_NIST_KW_C	Not Defined
MBEDTLS_OID_C	Defined
MBEDTLS_PADLOCK_C	Defined
MBEDTLS_PEM_PARSE_C	Defined
MBEDTLS_PEM_WRITE_C	Defined
MBEDTLS_PK_C	Defined
MBEDTLS_PK_PARSE_C	Defined
MBEDTLS_PK_WRITE_C	Defined
MBEDTLS_PKCS5_C	Defined
MBEDTLS_PKCS12_C	Defined
MBEDTLS_PLATFORM_C	Defined
MBEDTLS_RIPEMD160_C	Defined
MBEDTLS_POLY1305_C	Defined
MBEDTLS_RSA_C	Defined
MBEDTLS_SHA1_C	Defined
MBEDTLS_SHA256_C	Defined
MBEDTLS_SHA512_C	Defined
MBEDTLS_SSL_CACHE_C	Defined
MBEDTLS_SSL_COOKIE_C	Defined
MBEDTLS_SSL_TICKET_C	Defined
MBEDTLS_SSL_TLS_C	Defined
MBEDTLS_VERSION_C	Defined
MBEDTLS_X509_USE_C	Defined
MBEDTLS_X509_CRT_PARSE_C	Defined
MBEDTLS_X509_CRL_PARSE_C	Defined
MBEDTLS_X509_CSR_PARSE_C	Defined
MBEDTLS_X509_CREATE_C	Defined
MBEDTLS_X509_CRT_WRITE_C	Defined
MBEDTLS_X509_CSR_WRITE_C	Defined

MBEDTLS\_XTEA\_C Defined

#### 7.26.5. Modules Configuration:

#### 7.27. USB DEVICE

#### Class For FS IP: Download Firmware Update Class (DFU)

#### 7.27.1. Parameter Settings:

USBD\_DEBUG\_LEVEL (USBD Debug Level)

#### **Basic Parameters:**

USBD\_MAX\_NUM\_INTERFACES (Maximum number of supported interfaces) 1 USBD\_MAX\_NUM\_CONFIGURATION (Maximum number of supported configuration) USBD\_MAX\_STR\_DESC\_SIZ (Maximum size for the string descriptors) 512 USBD\_SUPPORT\_USER\_STRING\_DESC (Enable user string descriptor) Enabled USBD\_SELF\_POWERED (Enabled self power)

Disabled \*

2: User + Error messages \* USBD\_LPM\_ENABLED (Link Power Management) 1: Link Power Management supported

#### **Class Parameters:**

USBD\_DFU\_MAX\_ITF\_NUM (DFU maximum interface numbers) 1 USBD\_DFU\_XFER\_SIZE 1024

USBD\_DFU\_APP\_DEFAULT\_ADD (Base Address 0x) 0x08000000 \*

USBD\_DFU\_MEDIA Interface @Internal Flash

/0x08000000/03\*016Ka,01\*016Kg,01\*06 4Kg,07\*128Kg,04\*016Kg,01\*064Kg,07\*1

#### 7.27.2. Device Descriptor:

#### **Device Descriptor:**

VID (Vendor IDentifier) 1155

LANGID\_STRING (Language Identifier) English(United States) MANUFACTURER\_STRING (Manufacturer Identifier) STMicroelectronics

#### **Device Descriptor FS:**

PID (Product IDentifier) 57105

PRODUCT\_STRING (Product Identifier) STM32 DownLoad Firmware Update

CONFIGURATION\_STRING (Configuration Identifier) **DFU Config** INTERFACE\_STRING (Interface Identifier) **DFU** Interface

## **7.28. USB\_HOST**

### **Class For HS IP: Host Supporting ALL Classes**

## 7.28.1. Parameter Settings:

#### **Host Configuration:**

USBH_MAX_NUM_ENDPOINTS (Maximum number of endpoints)	5
USBH_MAX_NUM_INTERFACES (Maximun number of interfaces)	10
USBH_MAX_NUM_SUPPORTED_CLASS (Maximun number of supported class)	5
USBH_MAX_NUM_CONFIGURATION (Maximun number of supported configuration)	1
USBH_KEEP_CFG_DESCRIPTOR (Keep the configuration into RAM)	Enabled
USBH_MAX_SIZE_CONFIGURATION (Maximun size in bytes for the Configuration Descriptor)	256
USBH_MAX_DATA_BUFFER (Maximun size of temporary data)	512

USBH\_DEBUG\_LEVEL (USBH Debug Level) 2: User + Error messages \*

#### CMSIS\_RTOS:

USBH_USE_OS (Enable the support of an RTOS)	Enabled
USBH_PROCESS_PRIO (The CMSIS-RTOS osPriority value specifies the priority for the USB	priority: normal (default)
Host thread)	
USBH_PROCESS_STACK_SIZE (The CMSIS-RTOS stack size requirements in words)	128

## 7.28.2. Platform Settings:

Drive\_VBUS\_HS PC0

<sup>\*</sup> User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC3	PF3	ADC2 INO	Analag mada	No pull-up and no pull-down	<u> </u>	TMPH4_PF3_ADC39
ADC3	PF3	ADC3_IN9	Analog mode		n/a	
		ADC3_IN14	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PF4_ADC314
0444	PF5	ADC3_IN15	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PF5_ADC315
CAN1	PH13	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	CAN_TX1
	PH14	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	CAN_RX1
CAN2	PB13	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	CAN_TX2
	PB12	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	CAN_RX2
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	NC_DAC1
	PA5	DAC_OUT2	Analog mode	No pull-up and no pull-down	n/a	NC_DAC2
ETH	PG14	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXD1
	PB8	ETH_TXD3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXD3
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXD0
	PI10	ETH_RX_ER	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXER
	PC3	ETH_TX_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXC
	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_MDC
	PC2	ETH_TXD2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXD2
	PA1	ETH_RX_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXC
	PA0/WKUP	ETH_CRS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_CRS
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXD0

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_MDIO
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXD1
	PA3	ETH_COL	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_COL
	PA7	ETH_RX_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXDV
	PB1	ETH_RXD3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXD3
	PB0	ETH_RXD2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_RXD2
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	MII_TXEN
I2C2	PF0	I2C2_SDA	Alternate Function Open Drain	Pull-up	Very High	SDA2
	PF1	I2C2_SCL	Alternate Function Open Drain	Pull-up	Very High	SCL2
I2C4	PF15	I2C4_SDA	Alternate Function Open Drain	Pull-up	Very High	TMPH5_PF15_SDA4
	PF14	I2C4_SCL	Alternate Function Open Drain	Pull-up	Very High	TMPH5_PF14_SCL4
LPTIM1	PD13	LPTIM1_OUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	NC_LPTIM1
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	OSC32K_IN
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	OSC25M_IN
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI5	PH5	SPI5_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH2_PH5_NSS5
	PH7	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH3_PH7_MISO5
	PF11	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH5_PF11_MOSI5
	PH6	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH3_PH6_SCK5

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
				down	*	
SYS	PB4	SYS_JTRST	n/a		n/a	JTAG_NTRST
	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	JTAG_TDO_TRACE_SWO
	PA15	SYS_JTDI	n/a	n/a	n/a	JTAG_TDI
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	JTAG_TCK_SW_CLK
	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	JTAG_TMS_SW_DIO
TIM8	PI5	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	TMPH4_PI5_PWM81
	PI7	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	TMPH4_PI7_PWM83
	PI6	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	TMPH4_PI6_PWM82
UART4	PD0	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH1_PD0_RXD4
	PD1	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	TMPH1_PD1_TXD4
UART7	PE8	UART7_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	UART_TXD7
	PE9	UART7_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	UART_RTS7
	PE7	UART7_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	UART_RXD7
	PE10	UART7_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	UART_CTS7
USB_OTG_ FS	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DEV_DP
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DEV_DM
USB_OTG_ HS	PB14	USB_OTG_HS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_HOST_DM
	PB15	USB_OTG_HS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_HOST_DP
GPIO	PE1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PE1
	PE0	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PE0
	PC12	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PC12
	PG15	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PG15
	PG11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USER_LED1
	PC11	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PC11
	PC10	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PC10

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PI4	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PI4
	PG12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USER_LED2
	PD3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PD3
	PI3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PI3
	PI2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PI2
	PD4	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PD4
	PD2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PD2
	PH15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CAN_M1
	PI1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PI1
	PA10	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PA10
	PI12	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PI12
	PI9	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH1_PI9
	PI0	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PI0
	PA9	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PA9
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CAN_M2
	PF2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PF2
	PI13	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PI13
	PI15	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PI15
	PC7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MII_NRST
	PF3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PF3_ADC39
	PI14	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH4_PI14
	PG8	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PG8
	PC6	GPIO_EXTI6	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	MII_INTRP
	PF4	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PF4_ADC314
	PH3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PH3
	PF5	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PF5_ADC315
	PH2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH2
	PD15	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PD15
	PD10	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PD10
	PD14	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH2_PD14
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	NC_USB_HOST_VBUS
	PF12	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PF12
	PG1	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PG1
	PG3	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PG3
	PG2	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PG2
	PH12	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH12
	PF13	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PF13
	PG0	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PG0
	PG5	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PG5
	PG4	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PG4

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PH9	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH9
	PH11	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH11
	PE11	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PE11
	PE14	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PE14
	PH8	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH8
	PH10	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH3_PH10
	PE12	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PE12
	PE15	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PE15
	PE13	GPIO_Analog	Analog mode	No pull-up and no pull-down	n/a	TMPH5_PE13

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
UART7_RX	DMA1_Stream3	Peripheral To Memory	Low
UART7_TX	DMA1_Stream1	Memory To Peripheral	Low
SPI5_RX	DMA2_Stream5	Peripheral To Memory	Low
SPI5_TX	DMA2_Stream6	Memory To Peripheral	Low
I2C4_RX	DMA1_Stream2	Peripheral To Memory	Low
I2C4_TX	DMA1_Stream5	Memory To Peripheral	Low
ADC3	DMA2_Stream0	Peripheral To Memory	Low
TIM8_CH1	DMA2_Stream2	Peripheral To Memory	Low
TIM8_CH2	DMA2_Stream3	Peripheral To Memory	Low
TIM8_CH3	DMA2_Stream4	Peripheral To Memory	Low

## UART7\_RX: DMA1\_Stream3 DMA request Settings:

Mode: Normal
Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte
Peripheral Burst Size: Single

Memory Burst Size:

#### UART7\_TX: DMA1\_Stream1 DMA request Settings:

Single

Mode: Normal
Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte

Memory Data Width: Byte

Peripheral Burst Size: Single

Memory Burst Size: Single

### SPI5\_RX: DMA2\_Stream5 DMA request Settings:

Mode: Normal Use fifo: **Enable \*** 

FIFO Threshold: Full Disable Peripheral Increment: Memory Increment: Enable \*

Peripheral Data Width: Byte Memory Data Width: Byte Peripheral Burst Size: Single Memory Burst Size: Single

## SPI5\_TX: DMA2\_Stream6 DMA request Settings:

Mode: Normal Use fifo:

Enable \*

Full FIFO Threshold: Peripheral Increment: Disable Memory Increment: Enable \*

Peripheral Data Width: Byte Memory Data Width: Byte Peripheral Burst Size: Single Memory Burst Size: Single

#### I2C4\_RX: DMA1\_Stream2 DMA request Settings:

Enable \*

Mode: Normal Use fifo:

FIFO Threshold: Full Peripheral Increment: Disable Memory Increment: **Enable \*** 

Peripheral Data Width: Byte Memory Data Width: Byte Peripheral Burst Size: Single Memory Burst Size: Single

#### I2C4\_TX: DMA1\_Stream5 DMA request Settings:

Mode: Normal Use fifo: Enable \*

FIFO Threshold: Full Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte
Peripheral Burst Size: Single
Memory Burst Size: Single

#### ADC3: DMA2\_Stream0 DMA request Settings:

Mode: Circular \*

Use fifo: Enable \*

FIFO Threshold:

Peripheral Increment:

Memory Increment:

Peripheral Data Width:

Half Word

Memory Data Width:

Half Word

Peripheral Burst Size:

Single

Memory Burst Size:

Single

#### TIM8\_CH1: DMA2\_Stream2 DMA request Settings:

Mode: Normal
Use fifo: Enable \*

FIFO Threshold:

Peripheral Increment:

Memory Increment:

Peripheral Data Width:

Half Word

Memory Data Width:

Half Word

Peripheral Burst Size:

Memory Burst Size:

Single

#### TIM8\_CH2: DMA2\_Stream3 DMA request Settings:

Mode: Normal

Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Half Word
Memory Data Width: Half Word

Peripheral Burst Size: Single Memory Burst Size: Single

## TIM8\_CH3: DMA2\_Stream4 DMA request Settings:

Mode: Normal Use fifo: Enable \* FIFO Threshold: Full Peripheral Increment: Disable Memory Increment: Enable \* Half Word Peripheral Data Width: Memory Data Width: Half Word Peripheral Burst Size: Single

Single

Memory Burst Size:

## 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
RCC global interrupt	true	5	0
DMA1 stream1 global interrupt	true	5	0
DMA1 stream2 global interrupt	true	5	0
DMA1 stream3 global interrupt	true	5	0
DMA1 stream5 global interrupt	true	5	0
ADC1, ADC2 and ADC3 global interrupts	true	5	0
CAN1 TX interrupts	true	5	0
CAN1 RX0 interrupts	true	5	0
CAN1 RX1 interrupt	true	5	0
CAN1 SCE interrupt	true	5	0
I2C2 event interrupt	true	5	0
I2C2 error interrupt	true	5	0
RTC alarms (A and B) interrupt through EXTI line 17	true	5	0
UART4 global interrupt	true	5	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	5	0
DMA2 stream0 global interrupt	true	5	0
DMA2 stream2 global interrupt	true	5	0
DMA2 stream3 global interrupt	true	5	0
DMA2 stream4 global interrupt	true	5	0
Ethernet global interrupt	true	5	0
CAN2 TX interrupts	true	5	0
CAN2 RX0 interrupts	true	5	0
CAN2 RX1 interrupt	true	5	0
CAN2 SCE interrupt	true	5	0
USB On The Go FS global interrupt	true	5	0
DMA2 stream5 global interrupt	true	5	0
DMA2 stream6 global interrupt	true	5	0

Interrupt Table	Enable	Preenmption Priority	SubPriority
USB On The Go HS End Point 1 Out global interrupt	true	5	0
USB On The Go HS End Point 1 In global interrupt	true	5	0
USB On The Go HS global interrupt	true	5	0
CRYP global interrupt	true	5	0
HASH and RNG global interrupts	true	5	0
UART7 global interrupt	true	5	0
SPI5 global interrupt	true	5	0
LPTIM1 global interrupt	true	5	0
I2C4 event interrupt	true	5	0
I2C4 error interrupt	true	5	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
EXTI line[9:5] interrupts		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
Ethernet wake-up interrupt through EXTI line 19	unused		
FPU global interrupt		unused	

## 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	true	true
RCC global interrupt	false	true	false
DMA1 stream1 global interrupt	false	true	true
DMA1 stream2 global interrupt	false	true	true
DMA1 stream3 global interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ handler	Call HAL handler
ADC4 ADC2 and ADC2 global interrupts	sequence ordering		444.0
ADC1, ADC2 and ADC3 global interrupts	false	true	true
CANA DVS interrupts	false	true	true
CAN1 RX0 interrupts	false	true	true
CANA COST :	false	true	true
CAN1 SCE interrupt	false	true	true
I2C2 event interrupt	false	true	true
I2C2 error interrupt	false	true	true
RTC alarms (A and B) interrupt through EXTI line 17	false	true	true
UART4 global interrupt	false	true	true
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	false	true	true
DMA2 stream0 global interrupt	false	true	true
DMA2 stream2 global interrupt	false	true	true
DMA2 stream3 global interrupt	false	true	true
DMA2 stream4 global interrupt	false	true	true
Ethernet global interrupt	false	true	true
CAN2 TX interrupts	false	true	true
CAN2 RX0 interrupts	false	true	true
CAN2 RX1 interrupt	false	true	true
CAN2 SCE interrupt	false	true	true
USB On The Go FS global interrupt	false	true	true
DMA2 stream5 global interrupt	false	true	true
DMA2 stream6 global interrupt	false	true	true
USB On The Go HS End Point 1 Out global interrupt	false	true	true
USB On The Go HS End Point 1 In global interrupt	false	true	true
USB On The Go HS global interrupt	false	true	true
CRYP global interrupt	false	true	true
HASH and RNG global interrupts	false	true	true
UART7 global interrupt	false	true	true
SPI5 global interrupt	false	true	true
LPTIM1 global interrupt	false	true	true
I2C4 event interrupt	false	true	true
I2C4 error interrupt	false	true	true

#### \* User modified value

## 9. System Views

- 9.1. Category view
- 9.1.1. Current



# 10. Software Pack Report

## 10.1. Software Pack selected

Vendor	Name	Version	Component
RoweBots	I-CUBE-	5.5.0-4	Class : RTOS
Trowoboto	UNISONRTOS	0.0.0	Group : KERNEL
			Version : 1.7.2
			Class : RTOS
			Group : CMSIS
			Version : 1.7.2
			Class : Device
			Group :
			Application
			Variant : simple
			Version : 1.0.0
wolfSSL	I-CUBE-wolfSSL	4.7.0	Class : wolfSSL
			Group : wolfSSL
			SubGroup : Core
			Version : 4.7.0
			Class : wolfSSL
			Group : wolfCrypt
			SubGroup : Core
			Version : 4.7.0
			Class : wolfSSL
			Group : wolfCrypt
			SubGroup : Test
			Version: 4.7.0

## 11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00225424.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00224583.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00257543.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164549.pdf

Application note http://www.st.com/resource/en/application\_note/DM00173083.pdf

Application note http://www.st.com/resource/en/application\_note/DM00210367.pdf

Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application\_note/DM00227538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf http://www.st.com/resource/en/application\_note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00272913.pdf Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application\_note/DM00236305.pdf Application note http://www.st.com/resource/en/application\_note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note Application note http://www.st.com/resource/en/application note/DM00327191.pdf Application note http://www.st.com/resource/en/application note/DM00287603.pdf Application note http://www.st.com/resource/en/application note/DM00337702.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00373474.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00356635.pdf http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00354333.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application note/DM00600614.pdf Application note http://www.st.com/resource/en/application note/DM00725181.pdf