

Introduction to Field Programmable Gate Arrays

Laboratory Assignment 6
ECE 201: Digital Circuits and Systems

Learning Objectives

After completing this lab, you will be able to

- explain the basics of field programmable gate arrays
- describe logic circuits using a hardware description language and synthesize them on to an FPGA chip
- connect simple input and output devices to an FPGA chip

Equipment and Materials

- DE10-Lite Board
- Intel Quartus Prime Design Software v15.1

Pre-Lab Assignment

Prior to attending your assigned laboratory section, complete the following tasks

- browse through the datasheet for the FPGA you will use, the Intel Max 10 FPGA. Specifically, look at the chip floorplan shown in figure 1 and the programmable logic elements shown in figure 5.
- familiarize yourself with the user manual for the FPGA development board that houses your FPGA chip, the DE10-Lite.
- complete the tutorial entitled **Introduction to Quartus II** that is posted on Courseweb. You **must** complete this tutorial before attempting this lab assignment.
 - In section 4 of the tutorial, you are asked to select your FPGA. Please note, the development board you are using (DE10-Lite) and the FPGA chip that is on that board (MAX 10 10M50DAF484C6GES) is not listed. In step 5 of this section, you will need to specify the part number that corresponds with the device you are using.
 - In section 7 of the tutorial, you must assign signals to FPGA pins. Again, the specific development board and the FPGA chip you are using are not shown. In order to find the Pin Assignments for your FPGA board, you will need to refer to the DE10-Lite User Manual. The FPGA pin number assignments for the switches are shown on page 26 of the manual and the assignments for the LEDS are shown on page 27.



Part I

The DE10-Lite board provide ten switches and lights, called SW_{9-0} and $LEDR_{9-0}$. The switches can be used to provide inputs, and the lights can be used as output devices. Figure 1 shows a simple VHDL entity that uses ten switches and shows their states on the LEDs. Since there are multiple switches and lights it is convenient to represent them as vectors in the VHDL code, as shown. We have used a single assignment statement for all LEDR outputs, which is equivalent to the individual assignments:

```
LEDR(9) <= SW(9);
LEDR(8) <= SW(8);
...
LEDR(0) <= SW(0);
```

The DE-series boards have hardwired connections between its FPGA chip and the switches and lights. To use the switches and lights it is necessary to include in your Quartus project the correct pin assignments, which are given in your board's user manual. For example, the DE10-Lite manual specifies that SW_0 is connected to the FPGA pin C10 and $LEDR_0$ is connected to pin A8. A good way to make the required pin assignments is to import into the Quartus software the pin assignment file for your board, which is provided on courseweb. The procedure for making pin assignments is described in the tutorial *Quartus Introduction using VHDL Design*.

It is important to realize that the pin assignments in the file are useful only if the pin names that appear in this file are exactly the same as the port names used in your VHDL entity. For example, if the pin assignment file uses the names $SW(0), \ldots, SW(9)$ and $LEDR(0), \ldots, LEDR(9)$, then these are the names that must be used for input and output ports in the VHDL code, as we have done in Figure 1.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- Simple entity that connects the SW switches to the LEDR lights
ENTITY part1 IS
PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
END part1;

ARCHITECTURE Behavior OF part1 IS
BEGIN
LEDR <= SW;
END Behavior
```

Figure 1: VHDL code that uses ten switches and lights.



Perform the following steps to implement a circuit corresponding to the code in Figure 1 on the DE-series boards.

- 1. Create a new Quartus project for your circuit. Select the target chip that corresponds to your DE-series board. Refer to Table 1 for a list of devices.
- 2. Create a VHDL entity for the code in Figure 1 and include it in your project.
- 3. Include in your project the required pin assignments for your DE-series board, as discussed above. Compile the project.
- 4. Download the compiled circuit into the FPGA chip by using the Quartus Programmer tool (the procedure for using the Programmer tool is described in the tutorial *Quartus Introduction*). Test the functionality of the circuit by toggling the switches and observing the LEDs.

Board	Device Name
DE10-Lite	MAX 10 10M50DAF484C6GES

Table 1: DE-series FPGA device names

Part II

Figure 2a shows a sum-of-products circuit that implements a 2-to-1 multiplexer with a select input s. If s=0 the multiplexer's output m is equal to the input x, and if s=1 the output is equal to y. Part b of the figure gives a truth table for this multiplexer, and part c shows its circuit symbol.




Figure 2: A 2-to-1 multiplexer.

The multiplexer can be described by the following VHDL statement:

$$m \le (NOT(s) AND(x) OR(s AND(y));$$

You are to write a VHDL entity that includes four assignment statements like the one shown above to describe the circuit given in Figure 3a. This circuit has two four-bit inputs, X and Y, and produces the four-bit output M. If s=0 then M=X, while if s=1 then M=Y. We refer to this circuit as a four-bit wide 2-to-1 multiplexer. It has the circuit symbol shown in Figure 3b, in which X, Y, and M are depicted as four-bit wires. Perform the steps listed below.






Figure 3: A four-bit wide 2-to-1 multiplexer.

- 1. Create a new Quartus project for your circuit.
- 2. Include your VHDL file for the four-bit wide 2-to-1 multiplexer in your project. Use switch SW_9 as the SW_9 connect the output SW_9 as the SW_9 as the SW_9 connect the output SW_9 as the SW_9 as the
- 3. Include in your project the required pin assignments for your DE-series board. As discussed in Part I, these assignments ensure that the ports of your VHDL code will use the pins on the FPGA chip that are connected to the *SW* switches and *LEDR* lights.
- 4. Compile the project, and then download the resulting circuit into the FPGA chip. Test the functionality of the four-bit wide 2-to-1 multiplexer by toggling the switches and observing the LEDs.

Part III

In Figure 2 we showed a 2-to-1 multiplexer that selects between the two inputs x and y. For this part consider a circuit in which the output m has to be selected from four inputs u, v, w, and x. Part a of Figure 4 shows how we can build the required 4-to-1 multiplexer by using three 2-to-1 multiplexers. The circuit uses a 2-bit select input s_1s_0 and implements the truth table shown in Figure 4b. A circuit symbol for this multiplexer is given in part c of the figure.

Recall from Figure 3 that a four-bit wide 2-to-1 multiplexer can be built by using four instances of a 2-to-1 multiplexer. Figure 5 applies this concept to define a two-bit wide 4-to-1 multiplexer. It contains two instances of the circuit in Figure 4a.






Figure 4: A 4-to-1 multiplexer.




Figure 5: A two-bit wide 4-to-1 multiplexer.

Perform the following steps to implement the two-bit wide 4-to-1 multiplexer.

- 1. Create a new Quartus project for your circuit.
- 2. Create a VHDL entity for the two-bit wide 4-to-1 multiplexer. Connect its select inputs to switches SW_{9-8} , and use switches SW_{7-0} to provide the four 2-bit inputs U to X. Connect the output M to the red lights $LEDR_{1-0}$.
- 3. Include in your project the required pin assignments for your DE-series board. Compile the project.
- 4. Download the compiled circuit into the FPGA chip. Test the functionality of the two-bit wide 4-to-1 multiplexer by toggling the switches and observing the LEDs. Ensure that each of the inputs U to X can be properly selected as the output M.



Part IV

The objective of this part is to display a character on a 7-segment display. The specific character displayed depends on a two-bit input. Figure 6 shows a 7-segment decoder entity that has the two-bit input c_1c_0 . This decoder produces seven outputs that are used to display a character on a 7-segment display. Table 2 lists the characters that should be displayed for each valuation of c_1c_0 for your DE-series board. Note that in some cases the 'blank' character is selected for code 11.

The seven segments in the display are identified by the indices 0 to 6 shown in the figure. Each segment is illuminated by driving it to the logic value 0. You are to write a VHDL entity that implements logic functions to activate each of the seven segments. Use only simple VHDL assignment statements in your code to specify each logic function using a Boolean expression.




Figure 6: A 7-segment decoder.

c_1c_0	DE10-Lite				
00	d				
01	Е				
10	1				
11	0				

Table 2: Character codes for the DE10-Lite series boards.

Perform the following steps:

- 1. Create a new Quartus project for your circuit.
- 2. Create a VHDL entity for the 7-segment decoder. Connect the c_1c_0 inputs to switches SW_{1-0} , and connect the outputs of the decoder to the HEXO display on your DE-series board. The segments in this display are called $HEXO_0$, $HEXO_1$, ..., $HEXO_6$, corresponding to Figure 6. You should declare the 7-bit port

HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);

in your VHDL code so that the names of these outputs match the corresponding names in your board's user manual and pin assignment file.

- 3. After making the required pin assignments, compile the project.
- 4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by toggling the SW_{1-0} switches and observing the 7-segment display.



Part V

Consider the circuit shown in Figure 7. It uses a two-bit wide 4-to-1 multiplexer to enable the selection of four characters that are displayed on a 7-segment display. Using the 7-segment decoder from Part IV this circuit can display the characters d, E, 0, 1, or 'blank' depending on your DE-series board. The character codes are set according to Table 2 by using the switches SW_{7-0} , and a specific character is selected for display by setting the switches SW_{9-8} .

An outline of the VHDL code that represents this circuit is provided in Figure 8. Note that we have used the circuits from Parts III and IV as subcircuits in this code. You are to extend the code in Figure 8 so that it uses four 7-segment displays rather than just one. You will need to use four instances of each of the subcircuits. The purpose of your circuit is to display any word on the three 7-segment displays that is composed of the characters in Table 2, and be able to rotate this word in a circular fashion across the displays when the switches SW_{9-8} are toggled. As an example, if the displayed word is dE10, then your circuit should produce the output patterns illustrated in Table 3.




Figure 7: A circuit that can select and display one of four characters.

SW_{9-8}	Characters					
00	d	Е	1	0		
01	Е	1	0	d		
10	1	0	d	E		
11	0	d	E	1		

Table 3: Rotating the word dE10 on four displays.

Perform the following steps.

- 1. Create a new Quartus project for your circuit.
- 2. Include your VHDL entity in the Quartus project. Connect the switches SW_{9-8} to the select inputs of each of the three instances of the two-bit wide 3-to-1 multiplexers. Also connect SW_{5-0} to each instance of the multiplexers as required to produce the patterns of characters shown in Table 2. Connect the SW switches to the red lights LEDR, and connect the outputs of the three multiplexers to the 7-segment displays HEX2, HEX1, and HEX0.
- 3. Include the required pin assignments for your DE-series board for all switches, LEDs, and 7-segment displays. Compile the project.
- 4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by setting the proper character codes on the switches SW_{5-0} and then toggling SW_{9-8} to observe the rotation of the characters.



```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY part5 IS
  PORT (SW
             : IN
                     STD_LOGIC_VECTOR(9 DOWNTO 0);
        LEDR: OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
        HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6) );
END part5;
ARCHITECTURE Behavior OF part5 IS
  COMPONENT mux_2bit_4to1
                                STD_LOGIC_VECTOR(1 DOWNTO 0);
    PORT(S, U, V, W, X : IN)
           M
                        : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
  END COMPONENT;
  COMPONENT char_7seg
                           STD_LOGIC_VECTOR(1 DOWNTO 0);
    PORT (C
                   : IN
           Display : OUT STD_LOGIC_VECTOR(0 TO 6));
  END COMPONENT;
  SIGNAL M0: STD_LOGIC_VECTOR(1 DOWNTO 0);
BEGIN
  U0: mux_2bit_4to1 PORT MAP (SW(9 DOWNTO 8), SW(7 DOWNTO 6), SW(5 DOWNTO 4),
    SW(3 DOWNTO 2), SW(1 DOWNTO 0), M0);
  H0: char_7seg PORT MAP (M0, HEX0);
END Behavior;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
-- implements a 2-bit wide 4-to-1 multiplexer
ENTITY mux 2bit 4to1 IS
  PORT(S, U, V, W, X : IN)
                              STD_LOGIC_VECTOR(1 DOWNTO 0);
                      : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
END mux_2bit_4to1;
ARCHITECTURE Behavior OF mux_2bit_4to1 IS
  ... code not shown
END Behavior;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY char_7seg IS
  PORT ( C
                 : IN
                         STD_LOGIC_VECTOR(1 DOWNTO 0);
         Display : OUT STD_LOGIC_VECTOR(0 TO 6));
END char_7seg;
ARCHITECTURE Behavior OF char_7seg IS
  ... code not shown
END Behavior;
```

Figure 8: VHDL code for the circuit in Figure 7



Part VI

Extend your design from Part V so that is uses all 7-segment displays on your DE-series board. Your circuit needs to display a four-letter word, corresponding to Table 2, using 'blank' characters for unused displays. Implement rotation of this word from right-to-left as indicated in Table 4 and Table ??. To do this, you will need to connect 6-to-1 multiplexers to each of six 7-segment display decoders for the DE10-Lite. Note that for the DE10-Lite you will need to use 3-bit codes for your characters, because five characters are needed when including the 'blank' character (your 7-segment decoder will have to use 3-bit codes, and you will need to use 3-bit wide 6-to-1 multiplexers). You will need to use three select lines for each of the multiplexers: connect the select lines to switches SW_{9-7} . In your VHDL code connect constants to the 6-to-1 (or 8-to-1) multiplexers that select each character, because there are not enough SW switches.

SW_{9-7}	Character pattern						
000			d	Е	1	0	
001		d	E	1	0		
010	d	E	1	0			
011	Е	1	0			d	
100	1	0			d	E	
101	0			d	Е	1	

Table 4: Rotating the word dE10 on six displays.

Perform the following steps:

- 1. Create a new Quartus project for your circuit.
- 2. Include your VHDL entity in the Quartus project. Connect the switches SW_{9-7} to the select inputs of each instance of the multiplexers in your circuit. Connect constants in your VHDL code to the multiplexers as required to produce the patterns of characters shown in Table 4 or Table ?? depending on your DE-series board. Connect the outputs of your multiplexers to the 7-segment displays HEX5, ..., HEX0 of the DE10-Lite.
- 3. Include the required pin assignments for your DE-series board for all switches, LEDs, and 7-segment displays. Compile the project.
- 4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by toggling SW_{9-7} to observe the rotation of the characters.