

## Lab#3:A Simple Processor

Figure 1 shows a digital system that contains a number of nine-bit registers, a multiplexer, an adder/subtractor unit, and a control unit (FSM). Data is input to this system via the nine-bit *DIN* input. This data can be loaded through the nine-bit wide multiplexer into the various registers, such as *R0*... *R7* (8 registers, 9 bits wide) and *A*. The multiplexer also allows data to be transferred from one register to another. The multiplexer's output wires are called a *bus* in the figure because this term is often used for wiring that allows data to be transferred from one location in a system to another.

Addition or subtraction of signed numbers is performed by using the multiplexer to first place one nine-bit number onto the bus wires and loading this number into register A. Once this is done, a second nine-bit number is placed onto the bus, the adder/subtractor unit performs the required operation, and the result is loaded into register G. The data in G can then be transferred to one of the other registers as required.




Figure 1: A digital system.



The system can perform different operations in each clock cycle, as governed by the *control unit*. This unit determines when particular data is placed onto the bus wires and it controls which of the registers is to be loaded with this data. For example, if the control unit asserts the signals  $R0_{out}$  and  $A_{in}$ , then the multiplexer will place the contents of register  $R0$  onto the bus and this data will be loaded on the next active clock edge into register  $A$ .

A system like the one in Figure 1 is often called a *processor*. It executes operations specified in the form of *instructions*. Table 1 lists the instructions that the processor has to support for this exercise. The left column shows the name of an instruction and its operands. The meaning of the syntax  $Rx \leftarrow [Ry]$  is that the contents of register  $Ry$  are loaded into register  $Rx$ . The mv (move) instruction allows data to be copied from one register to another. For the mvi (move immediate) instruction the expression  $Rx \leftarrow D$  indicates that the nine-bit constant  $D$  is loaded into register  $Rx$ .

Operation	Function performed
mv $Rx, Ry$	$Rx \leftarrow [Ry]$
mvi $Rx, \#D$	$Rx \leftarrow D$
add $Rx, Ry$	$Rx \leftarrow [Rx] + [Ry]$
sub $Rx, Ry$	$Rx \leftarrow [Rx] - [Ry]$
your_cmds	???

Table 1: Instructions performed in the processor – Complete the table.

Each instruction can be encoded using the nine-bit format  $III XXXYYY$ , where  $III$  specifies the instruction,  $XXX$  gives the  $Rx$  register, and  $YYY$  gives the  $Ry$  register. Although only two bits are needed to encode our four instructions, we are using three bits because other instructions will be added to the processor in later parts of the exercise. Assume that  $III = 000$  for the mv instruction,  $001$  for mvi,  $010$  for add, and  $011$  for sub. Instructions are loaded from the external input  $DIN$ , and stored into the  $IR$  register, using the connection indicated in Figure 1. For the mvi instruction the  $YYY$  field has no meaning, and the immediate data  $\#D$  has to be supplied on the  $DIN$  input in the clock cycle after the mvi instruction word is stored into  $IR$ .

Some instructions, such as an addition or subtraction, take more than one clock cycle to complete, because multiple transfers have to be performed across the bus. The finite state machine in the control unit “steps through” such instructions, asserting the control signals needed in successive clock cycles until the instruction has completed. The processor starts executing the instruction on the  $DIN$  input when the *Run* signal is asserted and the processor asserts the *Done* output when the instruction is finished. Table 2 indicates the control signals that can be asserted in each time step to implement the instructions in Table 1. Note that the only control signal asserted in time step 0 is  $IR_{in}$ , so this time step is not shown in the table.



	$T_0$	$T_1$	$T_2$	$T_3$
(mv): $I_0$	$IR_{in}$	$RY_{out}, RX_{in},$ $Done$		
(mvi): $I_1$				
(add): $I_2$	$IR_{in}$	$RX_{out}, A_{in}$	$RY_{out}, G_{in}$	$G_{out}, RX_{in},$ $Done$
(sub): $I_3$				
(your_cmd ): $I_{4-5}$				

Table 2: Control signals asserted in each instruction/time step – Complete the table.



## Execution

Design and implement the processor shown in Figure 1 using Verilog code as follows:

1. Create a new Quartus project for this exercise.
2. Generate the required Verilog file, include it in your project, and compile the circuit. **A suggested skeleton of the Verilog code is attached together with two sub circuit modules that should be used in this code.**
3. Use functional simulation to verify that your code is correct. An example of the output produced by a functional simulation for a correctly-designed circuit is attached (*Partial\_Simulation\_results.pdf*). It shows the value  $(010)_8$  being loaded into *IR* from *DIN* at time 30 ns. This pattern represents the instruction *mov R0,#D*, where the value  $D = 5$  is loaded into *R0* on the clock edge at 50 ns. The simulation then shows the instruction *mov R1,R0* at 90 ns, *add R0,R1* at 110 ns, and *sub R0,R0* at 190 ns. Note that the simulation output shows *DIN* and *IR* in octal, and it shows the contents of other registers in hexadecimal.
4. Now, create another Quartus project which will be used for implementation of the circuit on your Intel FPGA DE-series board. This project should consist of a top-level module that contains the appropriate input and output ports for the DE-series board. Instantiate your processor in this top-level module. Use switches  $SW_{8-0}$  to drive the *DIN* input port of the processor and use switch  $SW_9$  to drive the *Run* input. Also, use pushbutton  $KEY_0$  for *Resetn* and  $KEY_1$  for *Clock*. Connect the processor bus wires to  $LEDR_{8-0}$  and connect the *Done* signal to  $LEDR_9$ .
5. Perform full functional simulation – include in your report simulation vectors and results that test all processor Hardware, if you are not testing all the cases: what assumptions did you used? How would you really test a processor?
6. Perform full timing simulation – derive the maximum processor frequency, is it good? How could that be accelerated? (hint: use TimeQuest simulation tool)
7. Add to your project the necessary pin assignments for your board. Compile the circuit and download it into the FPGA chip.
8. Test the functionality of your circuit by toggling the switches and observing the LEDs. Since the processor's clock input is controlled by a pushbutton switch, it is possible to step through the execution of instructions and observe the behavior of the circuit, make a short video and attach it into your report.
9. **Propose two new instructions and implement them** – include simulation in your report and complete the tables within the report (table 1 & table 2).
10. Discuss the processor you've created - Which Processor did you implement? (Single cycle, Multicycle, Pipeline). What's the pros /cons of this implementation? How could you change the implementation into a single-cycle/multi-cycle processor, what would change?



### Report

Include in your report the following items:

- Explain the high-level structure of the processor in simple words. Define in one simple sentence the purpose of each block.
- Explain the functionality of each FSM included in your processor.
- Define which are the control signals, and explicitly define what each one controls.
- Instructions (commands) – for each of the 6 instructions, describe its execution path with regard to the different cycles. For the instructions you've added – complete table 1 and 2.
- Simulations
  - Validate the functionality of each instruction.
  - Choose two other scenarios (not covered by the single instruction simulations) which are important to test, and show adequate simulations.
  - Present your timing analysis.
  - What haven't you tested? How would you suggest to validate these parts?
- Attach the code you've wrote, make sure that it follows all the guidelines you saw in class.

**Good luck!**